Lecture 4 Addressing Modes

School of Computer Science and Engineering Soongsil University

2. Instruction: Language of the Compute

- 2.1 Introduction
- 2.2 Operations of the Computer Hardware
- 2.3 Operands of the Computer Hardware
- 2.4 Signed and Unsigned Numbers
- 2.5 Representing Instructions in the Computer
- 2.6 Logical Operations
- 2.7 Instructions for Making Decisions
- 2.8 Supporting Procedures in Computer Hardware
- 2.9 MIPS Addressing for 32-Bit Immediates and Addresses
- $2.10 \sim 2.17$
- 2.18 Concluding Remarks

2.9 MIPS Addressing for 32-Bit Immediates and Addresses

Addressing modes (cf) Wikipedia

- defines how machine language instructions in that architecture identify the operand (or operands) of each instruction
- specifies how to calculate the effective memory address of an operand by using information held in registers and/or constants contained within a machine instruction or elsewhere

Number of addressing modes

MIPS: 6 modes

ARMv7: 9 modes

❖ IA-32: 12 modes

32-Bit Immediate Operands

Load upper immediate(lui) Instruction

ori \$t0,\$t0,0b 0000 1001 0000 0000

001111	00000	01000	0000 0000 1111 1111	lui \$t0,255
				_
0000 0	0000 1111	1111	0000 0000 0000 0000] \$t0

Example

```
$t0 <= 0000 0000 1111 1111 0000 1001 0000 0000

li $t0, 0b 0000 0000 0011 1101 0000 1001 0000 0000

[Answer]

lui $t0,0b 0000 0000 1111 1111
```

Addressing in Branches and Jumps

J-type instruction format

```
opcode (word) address
6 bits 26 bits
```

- Direct addressing mode
- Word addressing
 - Addressing in jump instruction
 - ❖ Alignment restriction \rightarrow instruction address = 4n \rightarrow LS 2 bits = 00

```
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXX
```


- Word address
 - Branch address = address * 4

Pseudo-Direct Addressing Mode

- Upper 4 bits of PC are unchanged.
- Address boundary of 2²⁸ B = 256 MB
- Jump address


from PC	from instruction		
4 bits	26 bits	2 bits	

from the low order 26 bits of the jump instruction



PC-relative Addressing Mode

- Branch target address = (PC+4) + Branch offset
- New PC \approx (PC+4) \pm 2¹⁵ words = (PC+4) \pm 2¹⁷ bytes
- PC $131068 \le \text{new PC}$ (=branch target address) $\le \text{PC} + 131072$



Example: Showing Branch Offset

```
Loop: sll $t1,$s3,2  # Temp reg $t1 = 4*i
add $t1,$t1,$s6  # $t1 = address of save[i]
lw $t0,0($t1)  # Temp reg $t0 = save[i]
bne $t0,$s5,Exit  # go to exit if save[i] \neq k
addi $s3,$s3,1  # i = i+1
j Loop  # go to Loop

Exit:
```

80000	0	0	19	9	2	0
80004	0	9	22	9	0	32
80008	35	9	8		0	
80012	5	8	21	2		
80016	8	19	19		1	
80020	2	20000				

Example: Branching Far Away

• beq \$s0,\$s1,L1

But L1 is too far.

[Answer]

```
bne $s0,$s1,L2
j L1
L2 :
```

MIPS Addressing Modes







2. Register addressing



3. Base addressing



4. PC-relative addressing



5. Pseudodirect addressing






Figure 2.16

Summary

Instruction

Meaning

```
add $$1,$$2,$$3 $$1 = $$2 + $$3

sub $$1,$$2,$$3 $$1 = $$2 - $$3

lw $$1,100($$2) $$1 = Memory[$$2+100]

sw $$1,100($$2) Memory[$$2+100] = $$1

bne $$4,$$5,L Next instr. is at Label if $$4\neq$$5

beq $$4,$$5,L Next instr. is at Label if $$4\neq$$5

j Label Next instr. is at Label
```

Instruction formats

R	op	rs	rt	rd	shamt	funct		
I	op	rs	rt	16-bit address				
J	op		26-1	bit targe	et addres	ss		

MIPS Instruction Encoding (1)

op(31:26)									
28–26	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)	
31–29									
0(000)	R-format	B1tz/gez	jump	jump & link	branch eq	branch ne	blez	bgtz	
1(001)	add immediate	addiu	set less than imm.	set less than imm. unsigned	andi	ori	xori	load upper immediate	
2(010)	TLB	F1Pt							
3(011)									
4(100)	load byte	load half	lwl	load word	load byte unsigned	load half unsigned	lwr		
5(101)	store byte	store half	swl	store word			swr		
6(110)	load linked word	lwc1							
7(111)	store cond. word	swc1							

MIPS Instruction Encoding (2)

op(31:26)=010000 (TLB), rs(25:21)								
23–21	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
25–24								
0(00)	mfc0		cfc0		mtc0		ctc0	
1(01)								
2(10)								
3(11)								

	op(31:26)=000000 (R-format), funct(5:0)								
2-0	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)	
5–3									
0(000)	shift left logical		shift right logical	sra	sllv		srlv	srav	
1(001)	jump register	jalr			syscall	break			
2(010)	mfhi	mthi	mflo	mtlo					
3(011)	mult	multu	div	divu					
4(100)	add	addu	subtract	subu	and	or	xor	not or (nor)	
5(101)			set l.t.	set l.t. unsigned					
6(110)									
7(111)									

Assembler Pseudo-instructions

- Most assembler instructions represent machine instructions oneto-one
- Pseudoinstructions
 - Figments of the assembler's imagination
 - \$at (register 1): assembler temporary

Decoding Machine Language

Example

00AF8020_{hex}

[Answer]

0000 0000 1010 1111 1000 0000 0010 0000

000000	00101	01111	10000	00000	100000
ор	rs	rt	rd	shamt	funct

$$$5 = $a1, $15 = $t7, $16 = $s0 (See Fig. 2.18)$$

add \$s0,\$a1,\$t7

2.18 Concluding Remarks

1. Simplicity favors regularity.

- fixed size instructions
- small number of instruction formats
- opcode always the first 6 bits

2. Smaller is faster.

- limited instruction set
- limited number of registers in register file
- limited number of addressing modes

3. Good design demands good compromises.

three instruction formats

Instruction Categories

Instruction	MIDS ayampla	Frequency			
class	MIPS example	Integer	FP		
Arithmetic	add, sub, addi	16%	48%		
Data transfer	lw,sw,lb,lbu,lh, lhu,sb,lui	35%	36%		
Logical	and, or, nor, andi, ori, sll, srl	12%	4%		
Conditional branch	beq,bne,slt,slti, sltiu	34%	8%		
Jump	j,jr,jal	2%	0%		

MIPS Instructions

MIPS instructions	Name	Format	Pseudo MIPS	Name	Format
add	add	R	move	move	R
subtract	sub	R	multiply	mult	R
add immediate	addi	1	multiply immediate	multi	1
load word	1 w	1	load immediate	1i	1
store word	SW	1	branch less than	blt	1
load half	1 h	1	branch less than		
load half unsigned	1hu	1	or equal	ble	1
store half	sh	1	branch greater than	bgt	1
load byte	1 b	1	branch greater than	7.000	
load byte unsigned	1 bu	1	or equal	bge	1
store byte	sb	1			
load linked	11	1			
store conditional	sc	1			
load upper immediate	lui	1			
and	and	R			
or	or	R			
nor	nor	R			
and immediate	andi	1			
or immediate	ori	1			
shift left logical	sll	R			
shift right logical	srl	R			
branch on equal	beq	1			
branch on not equal	bne	1			
set less than	slt	R			
set less than immediate	slti	1			
set less than immediate unsigned	sltiu	I			
jump	j	J			
jump register	jr	R			
jump and link	jal	J			

MIPS Organization So Far

