Lecture 6 Integer Arithmetic

School of Computer Science and Engineering Soongsil University

3. Arithmetic for Computers

- 2.4 Signed and Unsigned Numbers
- 3.1 Introduction
- 3.2 Addition and Subtraction
- 3.3 Multiplication
- 3.4 Division
- 3.5 Floating Point
- 3.6 Parallelism and Computer Arithmetic: Subword Parallelism
- 3.7 Real Stuff: x86 Streaming SIMD Extensions and Advanced Vector Extensions
- 3.8 Going Faster: Subword Parallelism and Matrix Multiply
- 3.9 Fallacies and Pitfalls
- 3.10 Concluding Remarks
- 3.11 Historical Perspective and Further Reading
- 3.12 Exercises

3.1 Introduction

Operations on integers

- Addition and subtraction
- Multiplication and division
- Dealing with overflow

Floating-point real numbers

Representation and operations

2.4 Signed and Unsigned Numbers

The binary number

Most significant bit (MSB)

Least significant bit (LSB)

°01011000 00010101 00101110 11100111

represents the quantity

$$0 \times 2^{31} + 1 \times 2^{30} + 0 \times 2^{29} + ... + 1 \times 2^{0}$$

Unsigned integer

- Assuming that numbers are always positive
- ♣ A 32-bit word can represent 2³² numbers between 0 and 2³²-1

Negative Numbers - Signed Magnitude

- 32 bits can only represent 2³² numbers
 - If we wish to also represent negative numbers, we can represent 2³¹ positive numbers (including zero) and 2³¹ negative numbers

Negative Numbers - 1's Complement

- Represent -X as 1's complement of X
 - Converting every bit of X ⇒ 1's complement of X

Negative Numbers - 2's Complement

- Represent -X as 2's complement of X
 - ♦ (1's complement of X) + 1 \Rightarrow 2's complement of X

Value of
$$X = x_{n-1} x_{n-2} \cdots x_1 x_0$$

1. Unsigned number

$$V(X) = \sum_{k=0}^{n-1} x_k \cdot 2^k$$

2. Signed magnitude = Sign and magnitude

$$V(X) = (-1)^{x_{n-1}} \cdot \sum_{k=0}^{n-2} x_k \cdot 2^k$$

3. 1's complement (cf) Diminished radix complement

$$V(X) = -x_{n-1} \cdot (2^{n-1} - 1) + \sum_{k=0}^{n-2} x_k \cdot 2^k$$

4. 2's complement (cf) Radix complement

$$V(X) = -x_{n-1} \cdot 2^{n-1} + \sum_{k=0}^{n-2} x_k \cdot 2^k$$

3.2 Addition and Subtraction

Overflow if result out of range

- Adding positive and negative operands, no overflow
- Adding two positive operands
 - Overflow if result sign is 1
- Adding two negative operands
 - Overflow if result sign is 0

Overflow detection

- \bullet Ex: 7 + 7 = 0111 + 0111 = 1110 = -2
- CarryIn to MSB ≠ CarryOut from MSB

Conditional branches that test for overflow

- * ARM: BVS (branch if overflow set) and BVC (branch if overflow clear)
- ❖ IA-32: JO (jump if overflow) and JNO (jump if not overflow)

Overflow Conditions

0	1	0
0 • • •	1 • • •	1 • • •
0 • • •	<u>1 • • •</u>	<u>O • • •</u>
00 • • •	11•••	01•••
No overflow $(0 = 0)$	No overflow (1 = 1)	No overflow $(0 = 0)$
1	0	1
0 • • •	1 • • •	1 • • •
0 • • •	<u>1 • • •</u>	<u>O • • •</u>
01•••	10•••	10•••
Overflow (1 ≠ 0)	Overflow (0 ≠ 1)	No overflow $(1 = 1)$

Dealing with Overflow

- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addui, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

MIPS Arithmetic Logic Unit (ALU)

Must support the Arithmetic/Logic operations of the ISA

```
add, addi, addiu, addu
sub, subu
mult, multu, div, divu
sqrt
and, andi, nor, or, ori, xor, xori
```

ic

A

32

ALU

R

and the second of the sec

With special handling for

- sign extension addi, addiu, slti, sltiu
- zero extension andi, ori, xori

beq, bne, slt, slti, sltiu, sltu

overflow detection - add, addi, sub (cf) addu, addiu, subu

Supplement

1-Bit ALU with ADD, OR, AND

Multiplexor selects between ADD, OR, AND operations




FIGURE B.5.6 A 1-bit ALU that performs AND, OR, and addition (see Figure B.5.5).

32-bit Ripple Carry Adder




FIGURE B.5.7 A **32-bit ALU constructed from 32 1-bit ALUs.** CarryOut of the less significant bit is connected to the CarryIn of the more significant bit. This organization is called ripple carry.

Incorporating Subtraction

Must invert bits of B and add a 1

- Include an inverter
- CarryIn for the first bit is 1
- The CarryIn signal (for the first bit) can be the same as the Binvert signal




FIGURE B.5.8 A 1-bit ALU that performs AND, OR, and addition on a and b or a and \overline{b} . By selecting \overline{b} (Binvert = 1) and setting CarryIn to 1 in the least significant bit of the ALU, we get two's complement subtraction of b from a instead of addition of b to a.

Incorporating NOR





FIGURE B.5.9 A 1-bit ALU that performs AND, OR, and addition on a and b or \overline{a} and \overline{b} . By selecting \overline{a} (Ainvert = 1) and \overline{b} (Binvert = 1), we get a NOR b instead of a AND b.

Incorporating slt

- Perform a b and check the sign
- New signal (Less) that is zero for ALU boxes 1-31
- The 31st box has a unit to detect overflow and sign
 - The sign bit serves as the Less signal for the 0th box



Incorporating beq

 Perform a – b and confirm that the result is all zero's




FIGURE B.5.12 The final **32-bit ALU.** This adds a Zero detector to Figure B.5.11.

