Lecture 8 Division

School of Computer Science and Engineering Soongsil University


3. Arithmetic for Computers

- 3.1 Introduction
- 3.2 Addition and Subtraction
- 3.3 Multiplication
- 3.4 Division
- 3.5 Floating Point
- 3.6 Parallelism and Computer Arithmetic: Subword Parallelism
- 3.7 Real Stuff: x86 Streaming SIMD Extensions and Advanced Vector Extensions
- 3.8 Going Faster: Subword Parallelism and Matrix Multiply
- 3.9 Fallacies and Pitfalls
- 3.10 Concluding Remarks
- 3.11 Historical Perspective and Further Reading
- 3.12 Exercises

3.4 Division

 Division is just a bunch of quotient digit guesses and right shifts and subtracts

dividend = quotient x divisor + remainder



Pencil and Paper Algorithm

• $1001010_{\text{ten}} \div 1000_{\text{ten}}$

A Division Algorithm and Hardware

First Version - Hardware




Figure 3.8

First Version - Algorithm

Start 1. Subtract the Divisor register from the Remainder register and place the result in the Remainder register Remainder ≥ 0 Remainder < 0 Test Remainder 2a. Shift the Quotient register to the left, 2b. Restore the original value by adding setting the new rightmost bit to 1 the Divisor register to the Remainder register and place the sum in the Remainder register. Also shift the Quotient register to the left, setting the new least significant bit to 0 3. Shift the Divisor register right 1 bit No: < 33 repetitions 33rd repetition? Yes: 33 repetitions Done

Figure 3.9

Example: Divide 0000 0111_{two} by 0010_{two} .

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div			(1) 110 0111
	2b: Rem<0 \Rightarrow +Div, sll Q, Q ₀ =0	0000		0000 0111
	3: Shift Div right		0001 0000	
	1: Rem = Rem - Div			(1) 111 0111
2	2b: Rem<0 \Rightarrow +Div, sll Q, Q ₀ =0	0000		0000 0111
	3: Shift Div right		0000 1000	
3	1: Rem = Rem - Div			()111 1111
	2b: Rem<0 \Rightarrow +Div, sll Q, Q ₀ =0	0000		0000 0111
	3: Shift Div right		0000 0100	
	1: Rem = Rem - Div			(0000 0011
4	2a: Rem≥0 \Rightarrow sll Q, Q ₀ =1	0001		
	3: Shift Div right		0000 0010	
	1: Rem = Rem - Div			(0000 0001
5	2a: Rem≥0 \Rightarrow sll Q, Q ₀ =1	0011		
	3: Shift Div right		0000 0001	0000 0001

Second Version - Hardware




Figure 4.39 in 2ed

Improved Version - Hardware




Figure 3.11

Improved Version - Algorithm

Start 1. Shift the Remainder register left 1 bit 2. Subtract the Divisor register from the left half of the Remainder register and place the result in the left half of the Remainder register Remainder ≥ 0 Remainder < 0 Test Remainder 3a. Shift the Remainder register to the 3b. Restore the original value by adding left, setting the new rightmost bit to 1 the Divisor register to the left half of the Remainder register and place the sum in the left half of the Remainder register Also shift the Remainder register to the left, setting the new rightmost bit to 0 No: < 32 repetitions 32nd repetition? Yes: 32 repetitions Done. Shift left half of Remainder right 1


Figure 4.40 in 2ed.

Example 1: Improved Version

Divide 0000 0111_{two} by 0010_{two}.

Iteration	Step Divisor		Remainder
0	Initial values	0010	0000 0111
	Shift Rem left		0000 1110
1	2: Rem = Rem - Div		() 110 1110
1	3b: Rem<0 \Rightarrow +Div, sll R, R ₀ =0		0001 1100
2	2: Rem = Rem - Div		() 111 110 0
	3b: Rem<0 \Rightarrow +Div, sll R, R ₀ =0		0011 1000
3	2: Rem = Rem - Div		0 001 1000
3	3a: Rem≥0 ⇒ sll R, R ₀ =1		0011 0001
4	2: Rem = Rem - Div		0001 0001
4	3a: Rem≥0 ⇒ sll R, R ₀ =1		0010 0011
	Shift left half of Rem right 1		0001 0011

Example 2: Improved Version



Signed Division


- Sign of the quotient
 - Minus when the signs of the divisor and dividend disagree
- Sign of the remainder
 - Same as the sign of the dividend

Divide in MIPS

 Divide (div and divu) generates the reminder in hi and the quotient in lo

- Instructions mfhi rd and mflo rd are provided to move the quotient and reminder to (user accessible) registers in the register file
- As with multiply, divide ignores overflow so software must determine if the quotient is too large. Software must also check the divisor to avoid division by 0.


Elaboration



START

Nonrestoring Division

(rem - div + div) X 2 - div
= (rem - div) X 2 + div



Example: Nonrestoring Division

■ 00001 10001 (=49) ÷ 00101 (=5)

Iteration	Step	Divisor	Remainder	
0	Initial values 00101 00001 100			
1	Shift Rem left		00011 00010	
	Rem≥0 ⇒ Rem = Rem - Div		11110 00010	
	$Rem<0 \Rightarrow R_0=0$		11110 0001 <mark>0</mark>	
	Shift Rem left		11100 001 <mark>0</mark> 0	
2	$Rem < 0 \Rightarrow Rem = Rem + Div$		00001 00100	
	$Rem \ge 0 \Rightarrow R_0 = 1$		00001 001 <mark>01</mark>	
	Shift Rem left		00010 01010	
3	Rem≥0 ⇒ Rem = Rem - Div		11101 0101 0	
	$Rem<0 \Rightarrow R_0=0$		11101 01010	
	Shift Rem left		11010 1010 0	
4	$Rem < 0 \Rightarrow Rem = Rem + Div$		11111 1010 0	
	$Rem<0 \Rightarrow R_0=0$		11111 10100	
	Shift Rem left		11111 0100 0	
5	$Rem < 0 \Rightarrow Rem = Rem + Div$		00100 01000	
	$Rem \ge 0 \Rightarrow R_0 = 1$		00100 01001	

MIPS Arithmetic Instructions

Category	Instruction	Example		Meaning	Comments
Arithmetic	add	add	\$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow detected
	subtract	sub	\$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow detected
	add immediate	addi	\$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow detected
	add unsigned	addu	\$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow undetected
	subtract unsigned	subu	\$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow undetected
	add immediate unsigned	addiu	\$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow undetected
	move from coprocessor register	mfc0	\$s1,\$epc	\$s1 = \$epc	Copy Exception PC + special regs
	multiply	mult	\$s2 , \$s3	Hi, Lo = $$s2 \times $s3$	64-bit signed product in Hi, Lo
	multiply unsigned	multu	\$s2 , \$s3	Hi, Lo = $$s2 \times $s3$	64-bit unsigned product in Hi, Lo
	divide	div	\$s2 , \$s3	Lo = \$s2 / \$s3, Hi = \$s2 mod \$s3	Lo = quotient, Hi = remainder
	divide unsigned	divu	\$s2 , \$s3	Lo = \$s2 / \$s3, Hi = \$s2 mod \$s3	Unsigned quotient and remainder
	move from Hi	mfhi	\$ s1	\$s1 = Hi	Used to get copy of Hi
	move from Lo	mflo	\$s1	\$s1 = Lo	Used to get copy of Lo

Figure 3.12