Lecture 14 Pipelining

School of Computer Science and Engineering Soongsil University

4. The Processor


- 4.1 Introduction
- 4.2 Logic Design Conventions
- 4.3 Building a Datapath
- 4.4 A Simple Implementation Scheme
- 4.5 An Overview of Pipelining
- 4.6 Pipelined Datapath and Control
- 4.7 Data Hazards: Forwarding versus Stalling
- 4.8 Control Hazards
- 4.9 Exceptions
- 4.10 Parallelism via Instructions
- 4.11 Real Stuff: The ARM Cortex-A8 and Intel Core i7 Pipelines
- 4.12 Going Faster: Instruction-Level Parallelism and Matrix Multiply

4.5 An Overview of Pipelining

Pipelining

- Implementation technique in which multiple instructions are overlapped in execution
- Exploits parallelism among the instructions in a sequential instruction stream
- Improves instruction <u>throughput</u> rather than individual instruction <u>execution time</u>

The Laundry Analogy for Pipelining




5 Stages of Instruction Execution

- Fetch instruction.
- 2. Read registers while decoding the instruction.
- 3. Execute the operation or calculate an address.
- Access an operand in data memory.
- 5. Write the result into a register.

A Pipelined MIPS Processor

- Start the next instruction before the current one has completed
 - improves throughput total amount of work done in a given time
 - instruction latency (execution time, delay time, response time time from the start of an instruction to its completion) is not reduced



- clock cycle (pipeline stage time) is limited by the slowest stage
- for some stages don't need the whole clock cycle (e.g., WB)
- for some instructions, some stages are wasted cycles (i.e., nothing is done during that cycle for that instruction

Example: Single-Cycle vs. Pipelined

- Operation times for the major functional units
 - Memory access and ALU operation: 200 ps
 - Register file read or write: 100 ps
- Compare the average time between instructions of a single-cycle implementation to a pipelined implementation.

[Answer]

Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load word (Tw)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store word (SW)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (add, sub, AND, OR, slt)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (beq)	200 ps	100 ps	200 ps			500 ps

Figure 4.26




Figure 4.27

Pipeline Performance

- Clock cycle is determined by the time required for the slowest pipe stage.
- With perfectly balanced pipeline stages,

$$\label{eq:time-pipelined} \mbox{Time between instructions}_{\mbox{\scriptsize pipelined}} = \frac{\mbox{Time between instructions}_{\mbox{\scriptsize nonpipelined}}}{\mbox{Number of pipe stages}}$$

- Speedup of k-stage pipeline with clock cycle time=t
 - For n instructions,

speedup =
$$\frac{n \times k \times t}{(k-1) \times t + n \times t} = \frac{n \times k \times t}{k \times t + (n-1) \times t}$$

* For infinite number of instructions (i.e. $n \to \infty$), speedup = k

Pipeline Hazards

 Situations that prevent starting the next instruction in the next cycle

Structural hazards

- different instructions in different stages conflicting for the same resource
- Solution: increase the number of resources

Data hazards

- Instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Solutions: pipeline stall and forwarding (= bypassing)

Control hazards

- fetch cannot continue because it does not know the outcome of an earlier branch
- Solutions: pipeline stall, branch prediction, delayed branch

4.6 Pipelined Datapath and Control

5 stages of instruction pipeline

- IF: Instruction fetch
- ID: Instruction decode and register file read
- EX: Execution and address calculation
- MEM: Data memory access
- WB: Write back

5 Steps of MIPS Datapath




Figure 4.33

Pipelined Execution

- 2 exceptions to the left-to-right flow of instructions
 - Write-back stage: Send ALU result back to the register file
 - ⇒ Data hazard
 - Next PC select: Incremented PC or the branch address from MEM stage
 - ⇒ Control hazard





Figure 4.34

Pipelined Version of the Datapath

Pipeline register

- Separation of the two stages
- Hold information produced in previous cycle

Figure 4.35



Graphically Representing Pipelines

Multiple-clock-cycle pipeline diagram

Showing resource usage




Figure 4.43

Traditional Multi-Cycle Pipeline Diagram




Figure 4.44

Single-Cycle Pipeline Diagram




Figure 4.45

Simplified Single-Cycle Pipeline Diagram

	IF	ID	EX	MEM	WB
clock 1	I1				
clock 2	12	I 1			
clock 3	13	12	I1		
clock 4	14	13	12	I1	
clock 5	15	14	13	12	I1
clock 6	16	15	14	13	12
clock 7	17	16	15	14	13