

< [MLCC] MHVSU FPGA Module >

Designed By: YK SEOL

Checked & Approved By: JH Cho

Ver 1.0: 2020.07.01

Ver 1.1: 2020.08.12


검색 TEXT : 회로도 설명

붉은색 TEXT : 회로도 수정포인트 (두꺼운 박스 - 이번 버전에서 수정된 부분)
(얇은 박스 - 수정이력)

파란색 TEXT : PCB Silk 표시중괄호 안에 TEXT

보라색 TEXT : 회로라벨 이름

01. Cover
02. Revision History
03. Connector
04. FPGA#1
05. FPGA#2
06. FPGA#3
07. FPGA#4
08. Power




TOP ENGINEERING CONFIDENTIAL DO NOT COPY				
Title: [MLCC] FPGA Module		TEAM		
Size		TM1		
Document Number		Designed	Checked	Approved
A3	01.COVER	Seol YK	Seol YK	Cho SE
Date: Wednesday, August 12, 2020		Sheet	1	of 8


<Revision History >

Date	Version	Editor	Revision
2020.07.01	1.0	YK SEOL	First Disign, 상 용 품 대체용, Foot Print
2020.08.12	1.1	YK SEOL	ADJ 레 굴 레 이 터 설 정 R 값 수정-B JTAG 커 넥 터 변경 7 FPGA BOOT 순 서 관련 C 추가 - 7P 보 조 전 원 입 력 커넥터 변경 - 8P


MHVSU BASE BD (BOTTOM)




LAN Connector



Pin Assignment



< TOP side view >






< Pin assignment >

플럼 방식 으로 구동
RST를 이용하여 initia lize or re-initia lize W 0
또는 init 클리어 하여 다음 작 칙 용

TOP ENGINEERING				CONFIDENTIAL			
DO NOT COPY							
Title:		[MLCC] FPGA Module		TEAM			
Size		Document Number		Desigined		Checked	
A3		03. Connector		Seol YK		Seol YK	
Date:		Wednesday, August 12, 2020		Sheet		3 of 8	



FPGA - BANK 13

BANK 13 : MC1 & MC2



FPGA - BANK 14




BANK 14 : FPGA CONFIG & GPIO



TOP ENGINEERING					CONFIDENTIAL	
DO NOT COPY						
Title:	[MLCC] FPGA Module				TEAM	
Size	Document Number				TM1	
A3	04.FPGA#1				Designed	Checked
Date:	Wednesday, August 12, 2020				Seol YK	Seol YK
					Cho SE	Rev
					1.1	
					Sheet	4 of 8


FPGA - BANK 15

BANK 15 : LAN CONTROL





FPGA - BANK 16

BANK 16 : TP & LED



FPGA LED

LED 순서대로한 곳으로 모아 주 세 요





TOP ENGINEERING				CONFIDENTIAL			
DO NOT COPY							
Title:	[MLCC] FPGA Module			TEAM			
Size	Document	Number		Designed	Checked	Approved	Rev
A3	05.FPGA#2			Seol YK	Seol YK	Cho SE	1.1
Date:	Wednesday, August 12, 2020			Sheet	5	of	8









**CONFIDENTIAL
DO NOT COPY**




FPGA - POWER



[FPGA Power]
VCCINT = -0.5~1.1 [1.0V]
VCCBRAM = -0.5~1.1 [1.0V]
VCCAUX = -0.5 ~ 2.0V [1.8V]
VCCAUX_IO = -0.5 ~ 2.0V [1.8V]
VCCO_HP = 1.14~1.89V (Artix7 7000)
VCCBATT = -0.5 ~ 2.0V [1.8V]
VCCADC = -0.5 ~ 2.0V [1.8V]




FPGA - Configuration Part





[FPGA Power]
VCCINT = -0.5~1.1 [1.0V]
VCCBRAM = -0.5~1.1 [1.0V]
VCCAUX = -0.5 ~ 2.0V [1.8V]
VCCAUX_IO = -0.5 ~ 2.0V [1.8V]
VCCO_HP = 1.14~1.89V (Artix7 7000)
VCCBATT = -0.5 ~ 2.0V [1.8V]

[FPGA Power]
VCCADC = -0.5 ~ 2.0V [1.8V]
VREF = -0.5 ~ 2.0V [1.25V]
to GNDADC



VCCBATT is required only when using bitstream encryption. If battery is not used, connect VCCBATT to either ground or VCCAUX.

If the VCCO_0 supply for bank 0 is supplied with 2.5V or 3.3V, then the CFGBVS pin must be tied High (i.e. connected to VCCO_0). Tie CFGBVS to Low (i.e. connected to GND), only if the VCCO_0 for bank 0 is less than or equal to 1.8V. If used during configuration, banks 14 and 15 should match the VCCO level applied to bank 0






Full-Up During Configuration (bar)
Active-Low PUDC_B input enables internal pull-up resistors on the SelectIO pins after power-up and during configuration.
> When PUDC_B is Low, internal pull-up resistors are enabled on each SelectIO pin.
> When PUDC_B is High, internal pull-up resistors are disabled on each SelectIO pin.
PUDC_B must be tied either directly, or via a ≤ 1kΩ to VCCO_14 or GND.
Caution! Do not allow this pin to float before and during configuration

Program (bar)
Active-Low reset to configuration logic. When PROGRAM_B is pulsed Low, the FPGA configuration is cleared and a new configuration sequence is initiated. Configuration reset initiated upon falling edge, and configuration (i.e. programming) sequence begins upon the following rising edge.
Connect PROGRAM_B to an external ≤ 4.7 kΩ pull-up resistor to VCCO_0 to ensure a stable High input, and recommend push-button to GND to enable manual configuration reset.

Initialization (bar)
Active-Low FPGA initialization pin or configuration error signal. The FPGA drives this pin Low when the FPGA is in a configuration reset state, when the FPGA is initializing (clearing) its configuration memory, or when the FPGA has detected a configuration error. Upon completing the FPGA initialization process, INIT_B is released to high-Z at which time an external resistor is expected to pull INIT_B High. INIT_B can externally be held Low during power-up to stall the power-on configuration sequence at the end of the initialization process. When a High is detected at the INIT_B input after the initialization process, the FPGA proceeds with the remainder of the configuration sequence dictated by the M(2:0) pin settings.
Connect INIT_B to a ≤ 4.7 kΩ pull-up resistor to VCCO_0 to ensure clean Low-to-High transitions.



Done
A High signal on the DONE pin indicates completion of the configuration sequence. The DONE output is an open-drain output by default.




S25FL128SAGNF1001
S25FL256SAGNF1001

TOP ENGINEERING				CONFIDENTIAL DO NOT COPY			
Title:		[MLCC] FPGA Module		TEAM			
Size		Document Number		Designed		Checked	
A3		07.FPGA#4		Seol YK		Seol YK	
Date:		Wednesday, August 12, 2020		Sheet		7 of 8	


FUSE




보드 고정



보조전원 기대다



[EXT_POW]




Regulator


$R_A = 200 \text{ k}\Omega$

$$R_B = \frac{0.75 \cdot R_A}{(V_{OUT} - 0.75 \text{ V})}$$


$$R_b = \frac{0.75 \cdot 100,000}{1.0 - 0.75} = 75,000 / 0.25 = 300,000$$




+3.3VD GEN (for MAIN)




+3.3VD_#1 GEN (for BANK 13,15)



+1.8VD GEN (for FPGA)



+3.3VD_#2 GEN (for BANK 16,34,35)



[ERR]



TPS82084SIL:
Vout = 0.8V * (1 + (R1/R2))

1.0V = 0.8V * (1 + (40.2K/160K))

TPS82084SIL:
Vout = 0.8V * (1 + (R1/R2))

1.2V = 0.8V * (1 + (80.6K/160K))


TPS82084SIL:
Vout = 0.8V * (1 + (R1/R2))

1.35V = 0.8V * (1 + (110K/160K))

<Ver 1.1 Edit>

1 차 재관시 실수 재검 수정 되어야함
30K ==> 300K

+1.0VD GEN



[FPGA Power]
VCCINT = 1.0V
VCCBRAM = 1.0V
VAUX = 1.8V
VAUX_IO = 1.8V
VCCO_HR = 1.14~3.465V
VCCO_HP = 1.14~1.89V (Artix7핵
없음)
VCCBATT = 1.8V
VCCADC = 1.8V

DATASHEET의 LAYOUT를
참고 !!

TOP ENGINEERING				CONFIDENTIAL DO NOT COPY			
Title:		[MLCC] FPGA Module		TEAM			
Size		Document Number		Designed		Checked	
A3		08.Power		Seol YK		Seol YK	
Date:		Wednesday, August 12, 2020		Sheet		8 of 8	