

< [MLCC] MHVSU FPGA Module >

Designed By: YK SEOL

Checked & Approved By: JH Cho

Ver 1.0: 2020.07.01

Ver 1.1: 2020.08.12


검정색 TEXT : 회로도 설명

붉은색 TEXT : 회로도 수정포인트 (두꺼운 박스 - 이번 버전에서 수정된 부분)
(암호화 스 -수정이력)


파란색 TEXT : PCB Si k 표시증명호 엔드엑스

보라색 TEXT : 회로를 렉 이름

01. Cover
02. Revision History
03. Connector
04. FPGA#1
05. FPGA#2
06. FPGA#3
07. FPGA#4
08. Power







<Revision History >






FPGA - BANK 13

BANK 13 : MC1 & MC2




FPGA - BANK 14

BANK 14 : FPGA CONFIG & GPIO




FPGA - BANK 15

BANK 15 : LAN CONTROL




FPGA - BANK 16

BANK 16 : TP & LED



FPGA LED


LED 순서로 한 곳으로 모아 주 세 요




TOP ENGINEERING CONFIDENTIAL DO NOT COPY

Title: [MLCC] FPGA Module		TEAM			
		TM1			
Size	Document Number	Designed	Checked	Approved	Rev
A3	05.FPGA#2	Seo YK	Seo YK	Cho SE	1.1
Date: Wednesday, August 12, 2020		Sheet 5	of 8		1


FPGA - BANK 34



FPGA - BANK 35



FPGA - BANK 216



[FPGA Power]
 MGTAVCC = 1.0V
 MGTAVTT = 1.25V



