

<Revision History >

Date	Version	Editor	Revision
2020.02.04	1.0	YH YI	80Vpp, 40V@60ns slew rate HVPGU
2020.10.20	1.1	YH YI	80Vpp, 40V@30ns slew rate HVPGU, Overcurrent/overheat detection Output switch
2021.03.02	1.2	YH YI	Output switch modification, Zener diode voltage reference Capacitors for high speed
2021.07.26	1.3	YH YI	S3100 interface

< High Voltage PGU >

Designed By: YH YI

Checked & Approved By:

Ver 1.3 : 2021.07.23

01. Revision History
02. Board outline and holes
03. Connectors
04. Amplifier channel 1
05. Amplifier channel 2
06. Buffer
07. FPGA #1
08. FPGA #2
09. Overcurrent/Overheat detection


<Notice>


Black TEXT : Comment


Blue TEXT : PCB Silk [TEXT]

Violet TEXT : Block name

- Neither power plane nor ground plane under analog signal path
- No shield around signal path
- Larger TP radius
- Red block routing instruction
- 2.54mm pitch
- DNP : do not place


 TOP ENGINEERING		CONFIDENTIAL DO NOT COPY	
Title: IT		TEAM	
Size	Document Number	Designed	Checked
A3	DD	Y. YI	
Date: Thursday, July 29, 2021		Sheet	1 of 9
		Approved	Rev
			1.3




**TOP ENGINEERING**
**CONFIDENTIAL
DO NOT COPY**

Title: BOARD_OUTLINE		TEAM IT			
Size A4	Document Number DD	Designed Y. YI	Checked -	Approved _____	Rev 1.3
Date: Thursday, July 29, 2021		Sheet 2 of 9			


INPUT CONNECTOR




SIGNAL SELECTOR




REGULATORS




POWER FILTER




POWER LED & RUN LED




GND 연결




Channel1 amplifier



Positive bias voltage











Negative bias voltage




TOP ENGINEERING				CONFIDENTIAL DO NOT COPY			
Title: PGU_40Vamp1				TEAM			
Size: A3				IT			
Document: DD				Designed: Y. Yi			
Date: Thursday, July 29, 2021				Checked: -			
				Approved: -			
				Rev: 1.3			
				Sheet: 4 of 9			


FPGA IO(1CH)




SPI EEPROM(1CH) Calibration DATA 저장용 SPI EEPROM




EEPROM 16K 2048X8 1.8V SERIAL EE IND(1CH)




F_LED0





F_LED7






Overcurrent detection

All CD4000 series package : SOP





Overheat detection




J2 : LM35 temp sensor. Pin1 : 15V, Pin2 : Gnd, Pin3 : signal
J3 : LM35 temp sensor. Pin1 : 15V, Pin2 : Gnd, Pin3 : signal

OC/OH logic

CD4000 series package : SOP



 TOP ENGINEERING				CONFIDENTIAL DO NOT COPY			
Title:				TEAM			
<Title>				TT			
Size	Document	Number		Designed	Checked	Approved	Rev
A3	DD			Y. YI			1.3
Date: Thursday, July 29, 2021				Sheet 9 of 9			