


<Revision History >

Date	Version	Editor	Revision
2020.02.04	1.0	YH YI	80Vpp, 40V@60ns slew rate HPGU
2020.10.20	1.1	YH YI	80Vpp, 40V@30ns slew rate HPGU, Overcurrent/overheat detection Output switch
2021.03.02	1.2	YH YI	Output switch modification, Zener diode voltage reference Capacitors for high speed
2021.07.26	1.3	YH YI	S3100 interface



< High Voltage PGU >

Designed By: YH YI

Checked & Approved By:

Ver 1.3 : 2021.07.23

01. Revision History
02. Board outline and holes
03. Connectors
04. Amplifier channel 1
05. Amplifier channel 2
06. Buffer
07. FPGA #1
08. FPGA #2
09. Overcurrent/Overheat detection

<Notice>


Black TEXT : Comment

Blue TEXT : PCB Silk [TEXT]


Violet TEXT : Block name

- Neither power plane nor ground plane under analog signal path
- No shield around signal path
- Larger TP radius
- Red block routing instruction
- 2.54mm pitch
- DNP : do not place


P TOP ENGINEERING		CONFIDENTIAL DO NOT COPY	
Title:	TEAM		
Title		TT	
Size	Document Number	Designed	Checked
A3	DD	Y. YI	_____
Date:	Thursday, July 29, 2021	Sheet 1	of 9




INPUT CONNECTOR




SIGNAL SELECTOR




REGULATORS



+3.3VD GEN (for MAIN)




POWER FILTER





POWER LED & RUN LED


LED에 전원 이터 표시




GND 연 결




Channel1 amplifier




Positive bias voltage



Negative bias voltage



Channel2 amplifier



Positive bias voltage

Negative bias voltage


P TOP ENGINEERING CONFIDENTIAL
DO NOT COPY

Title:	TEAM		
PGU_40Vamp2			
Size:	Document Number	Designed	Checked
A3	DD	Y. Yi	-
Date:	Approved Rev		
Thursday, July 29, 2021	Sheet	5	of 9


RS-422 RX(1CH)

Table 4. Truth table (receiver)

Inputs			Outputs		Mode
RE	DE	A-B	RO		Normal
L	L	$\geq -0.2\text{ V}$	H		Normal
L	L	$\leq 0.2\text{ V}$	L		Normal
L	L	Inputs open	H		Normal



Differential 신호는 패턴 길이 등
현지화 및 플립업을 다운 저항은 수신




RS-422 TX(1CH)


Table 3. Truth table (driver)

Inputs			Outputs		Mode
RE	DE	DI	B	A	Normal
X	H	H	L	H	Normal
X	H	L	H	L	Normal
L	L	X	Z	Z	Normal


Note: X = Don't care; Z = High impedance





SIGNAL RX (5V to 3.3V)(1CH)






SIGNAL TX (3.3V to 5V)(1CH)



FPGA IO(1CH)




SPI EEPROM(1CH) Calibration DATA 저장용 Serial EEPROM




TOP ENGINEERING CONFIDENTIAL DO NOT COPY

Title:	TEAM:				
Size:	Document Number:	Designed:	Checked:	Approved:	Rev:
A2	DD	Y_Y1			1.3
Date:	Thursday, July 29, 2021				


FPGA - POWER(1CH)



[FPGA Power]
 VCCINT = -0.5~1.1 [1.0V]
 VCCBRAM = -0.5~1.1 [1.0V]
 VCCAUX = -0.5 ~ 2.0V [1.8V]
 VCCAUX IO = -0.5 ~ 2.0V [1.8V]
 VCCO_HR = 1.14~3.465V
 VCCO_HP = 1.14~1.89V (Span7만
 없음)
 VCCBATT = -0.5 ~ 2.0V [1.8V]
 VCCADC = -0.5 ~ 2.0V [1.8V]





FPGA - Configuration Part(1CH)



[FPGA Power]
 VCCINT = -0.5~1.1 [1.0V]
 VCCBRAM = -0.5~1.1 [1.0V]
 VCCAUX = -0.5 ~ 2.0V [1.8V]
 VCCAUX_IO = -0.5 ~ 2.0V [1.8V]
 VCCO_HR = 1.14~3.465V
 VCCO_HP = 1.14~1.89V (Artix7용)
 엘타


VCCBATT = -0.5 ~ 2.0V [1.8V]
 [FPGA Power]
 VCCADC = -0.5 ~ 2.0V [1.8V]
 VREF = -0.5 ~ 2.0V [1.25V]
 to GNDADC

Temperature-sensing diode pins (Anode: DXP; Cathode: DXN). The thermal diode is accessed by using the DXP and DXN pins in bank 0. When not used, tie to GND.




TCK signal is connected to the buffer input to an external weak (K_2) pull-up resistor to maintain a valid High cable is connected.

TMS signal is buffered, connect the buffer an external weak (e.g. 10 k Ω) pull-up resistor to a valid High when no cable is connected.



11-up During Configuration (Bar) low **PIN1_B** input enables internal pull-up resistors on the SelectIO pins after power-up and during configuration. When **PIN1_B** is low, internal pull-up resistors are enabled. Each SelectIO pin has an internal pull-up resistor disabled by default. Internal pull-up resistors are disabled on each SelectIO pin. DC B must be tied either directly, or via a $\leq 1\text{ k}\Omega$ **VCCIO_14** or **GND**. It is recommended to not allow this pin to float before and during configuration.




U128ABA1EW9_0SIT
A1EW9_0SIT MT25QL = 2.7V ~ 3.6V
MT25QUL = 1.7V ~ 2.0V

ENGINEERING **CONFIDENTIAL**
DO NOT COPY


TEAM				
TT				
Number	Designed	Checked	Approved	Rev
July 29, 2021	Y. Yi	-	-	1.
	Sheet	8	of	9

Overcurrent detection

All CD4000 series package : SOP



Overheat detection



J2 : LM35 temp sensor. Pin1 : 15V, Pin2 : Gnd, Pin3 : signal
J3 : LM35 temp sensor. Pin1 : 15V, Pin2 : Gnd, Pin3 : signal

OC/OH logic

CD4000 series package : SOP

