

< [S3100] CPU_BASE BOARD >

Designed By: YKSeol

Checked & Approved By: YKSeol, JHCho

Ver 1.0 : 2021.03.19 S3100 CPU_BASE


검정색 TEXT : 회로도 설명

붉은색 TEXT : 회로도 수정포인트 (두꺼운 박스 - 이번버전에서 수정된 부분)

파란색 TEXT : PCB Silk 표시 [중괄호 안에 TEXT]

보라색 TEXT : 회로블럭 이름

01. Cover
02. Revision History
03. Core IO & Connector
04. Power
05. Bus Buffer
06. FPGA#1
07. FPGA#2
08. FPGA#3
09. FPGA#4
10. LAN
11. GPIB
12. Peripherals
13. Backplane Transceiver#1
14. Backplane Transceiver#2
15. Backplane and Sub Connetor




TOP ENGINEERING CONFIDENTIAL DO NOT COPY					
Title: [S3100] CPU_BASE			TEAM		
Size: A3			TM1		
Document Number	Designed	Checked	Approved	Rev	
01. Cover	Seol YK	Seol YK	Cho JH	1.0	
Date: Thursday, March 25, 2021	Sheet	1	of	15	


<Revision History >

Date	Version	Editor	Revision
2021.03.19	1.0	YK SEUL	S3100 CPU BASE 보드

CORE BD (Cortex-M7) CONNECTOR




전면판 고정 홀




CPU CORE 고정 홀

고정 홀 위치는 LAYOUT 자료 참고!


LAN IP SETTING




CPU BASE 보드 커버 및 방열판 고정 홀



MASTER SETTING




REGULATOR




BUFFER

CORE to BASE BD




TOP ENGINEERING CONFIDENTIAL DO NOT COPY		TEAM TM1			
Title:	[S3100] CPU_BASE			Designed	Checked
Size	Document Number	Seol YK	Seol YK	JOH JH	Rev
A3	05. Bus Buffer				1.0
Date:	Thursday, March 25, 2021	Sheet	5	of	15



1.8V




<-> Cortex-M7 예시는 사용하지 않음 (GPIO 목적으로 사용가능)




FPGA - BANK 15

BANK 15 : TP & LAN MODULE CONTROL
BANK 15 : H I/F & GPIB I/F



FPGA - BANK 16


BANK 16 : CORE HOST I/F





LAN 모듈 Connector



to. WIZ850 J1







to. WIZ850 J2




물리방식으로 구동
RST를 제어하여 initialize or re-initialize WIZ200
또는 INT를 제어하여 INT를 작동

FPGA - BANK 216


BANK 216 : MGT (NOT USED)




FPGA - POWER



FPGA - Configuration Part









Place FB1, CT4, C58, CT5, C59 as close to each power pin as possible.

Place CT6, C60, FB2 close to +1V8_OUT and place CT7, C61 close to +1.8VA pin.


Other I/F




EXT_TRIG I/F




USB



EXT_Handler I/F







EXT_TRIG I/F





LEVEL SHIFT (CS)

BASE to MOTHER BD




LEVEL SHIFT (LED & KEY) (CAL SPI I/F)

BASE to MOTHER (LED & KEY)



LEVEL SHIFT (RX)

MOTHER to BASE (FAN SENS)



RS-422 TX

Table 3. Truth table (driver)




Inputs			Outputs		Mode
RE	DE	DI	B	A	A
X	H	H	L	H	Normal
X	H	L	H	L	Normal
L	L	X	Z	Z	Normal

Note: X = Don't care; Z = High impedance

RS-422 RX

Table 4. Truth table (receiver)





Inputs		Outputs	Mode
RE	DE	RO	
L	L	≥ -0.2 V	Normal
L	L	≤ 0.2 V	Normal
L	L	Inputs open	Normal




5336507_3
J6A

Pin	Signal
1	FAN_SENS#0 [13]
2	FAN_SENS#4 [13]
3	+15V
4	M0_SPI_TX_CLK+
5	M0_SPI_TX_CLK-
6	M0_SPI_MOSI+
7	M0_SPI_MOSI-
8	M1_SPI_TX_CLK+
9	M1_SPI_TX_CLK-
10	M1_SPI_MOSI+
11	M1_SPI_MOSI-
12	M2_SPI_TX_CLK+
13	M2_SPI_TX_CLK-
14	M2_SPI_MOSI+
15	M2_SPI_MOSI-
16	TRIG+
17	TRIG-
18	SOT+
19	SOT-
20	CAL_SPI_CLK
21	KP_DKIN0
22	KP_DKIN1
23	KP_DKIN2
24	INTER_L+


5336507_2



handler




GND



전면판과 접촉안되게끔 설계시 주의!

10MHz REF IN
-10dBm to 24dBm
or
Digital Signal (5V)



for LED and KEY

