Skip to content
Avatar
Block or Report

Block or report lastpower65

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Add an optional note:
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Verilog

  2. labs_for_junior_students

    Verilog

  3. Forked from xupgit/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS

    This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.

    VHDL

14 contributions in the last year

Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Mon Wed Fri

Contribution activity

October 1, 2022

lastpower65 has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.