
# SEGA SERVICE MANUAL

# SEGA CD II /MEGA CD II



NO.	002
ISSUED	AUGUST, 1993

# **CONTENTS**

1. SPECIFICATIONS · · · · · · · · · · · · · · · · · · ·
2. IDENTIFYING PARTS · · · · · · · · · · · · · · · · · · ·
3. DISASSEMBLY · · · · · · · · · · · · · · · · · · ·
4. CD DRIVE ADJUSTMENT · · · · · · · · · · · · · · · · · · ·
5. CD INTERFACE·····
6. CD DRIVE UNIT REPLACEMENT PROCEDURE · · · · · · · · · ·
7. TOC READ-IN FLOWCHART · · · · · · · · · · · · 1
8. GUIDES FOR SERVICING · · · · · · · · · · · · 1
9. BLOCK DIAGRAM · · · · · · 1
10. SCHEMATIC DIAGRAMS · · · · · · 10
11. CIRCUIT BOARD DIAGRAMS · · · · · · · 1
12. PARTS SPECIFICATIONS · · · · · · 12
13. EXPLODED VIEW & PARTS LIST · · · · · · 38
13-1. Exploded View · · · · · · 3.
13-2. Mechanical Parts List · · · · · · 3
13-3. Electrical Parts List · · · · · 3
13-4. Accessories/Package List · · · · · · 4

Sega Enterprises, Ltd.

# 1. SPECIFICATIONS

# Ratings

Model	SEGA CD II	MEGA CD II		
Power input	AC 120V, 60Hz	AC230 or 240V, 50Hz		
Power consumption	18 W	18 W		
Operating environment	Temperature: 0 to 40 °C  Humidity: 10% to 80%RH (no condensation)			
Dimensions	396 (W) × 220 (D) × 84 (H) mm			

# **Specifications**


CPU		68000 (12.5MHz)
Memory	RAM	6M bit (Program, Picture data, Sound data memory) 512k bit (PCM waveform memory) 128k bit (CD-ROM data cache memory) 64k bit (Back-up memory)
	Boot ROM	1M bit CD game BIOS CD player software CD+G compatible
	PCM sound source	Stereo 8 channels. Sampling frequency 32kHz max.
Sound circuitry	D/A converter	16 bit D/A converter.  8x internal over-sampling digital filter.  PCM and CD sound mixing.  Mixing with mixing terminal possible.
	Frequency characteristics	20Hz to 20kHz
Audio characteristics	Signal v. noise ratio (S/N)	Over 80dB (1kHz) (Line out)
	Dynamic range	Over 90dB
Battery back-up secon	ndary duration	Approx. 1 month
	CD diameter	12cm and 8cm
CD drive unit	Rotational direction	Counter-clockwise (relative to the side opposite from the label)
	Access time	Average 1.5s
Audio output	Line out	RCA pin jack × 2 (L/R)
Audio input	Mixing	Stereo jack mixing.


<sup>\*</sup> Design and specifications are subject to change without notice.

# 2. IDENTIFYING PARTS


### 2-1. Front & Top View of Console

#### 2-2. Back View of Console






#### 2-3. Accessories



# 3. DISASSEMBLY


#### 3-1. Chuck Disk Assembly Removal

- (1) Press the door knob to open the door.
- (2) Release three (3) stoppers holding the chuck disk assembly.
- (3) When reinstalling, align the recesses in the chuck holder with the stoppers.




### 3-2. Top Case Assembly Removal


- (1) Turn over the unit and remove six (6) screws from the bottom.
- (2) Do not remove the bottom case in this state. Be sure to turn over the unit again and then remove the top case in the original state.



#### 3-3. Door Removal


- (1) Remove the top case assembly. (See item 3-2)
- (2) Press the door knob to open the door.
- (3) Remove the blind sheet on the right.
- (4) Remove the door spring.
- (5) Turn over the top case and remove two (2) screws, then remove the oil damper.
- (6) Push the door installation section in the directions of the arrows to release the bosses.






# 3-4. Dismantling the Chuck Disk Assembly

- (1) Remove the chuck disk assembly. (See item 3-1)
- (2) Remove the screw and release two (2) stoppers. The connector plate, magnet, chuck holder and chuck disk come apart on their own.




# 3-6. Circuit Board Assembly Removal

- (1) Remove the top case assembly. (See item 3-2)
- (2) Remove five (5) screws holding the shield plate.
- (3) Disconnect three (3) connectors from the CD drive unit.
- (4) Remove two (2) screws holding the circuit board assembly.




#### 3-5. CD Drive Unit Removal

- (1) Remove the top case assembly. (See item 3-2)
- (2) Disconnect three (3) connectors and lift the CD drive unit.



# 3-7. Door Lever and Door Knob Removal

- (1) Remove the top case assembly. (See item 3-2)
- (2) Turn over the top case assembly and release two (2) stoppers, then remove the door lever in the direction of the arrow.
- (3) Release two (2) stoppers and remove the door knob.



# 4. CD DRIVE ADJUSTMENT

#### 4-1. Test Equipment and Test Disc

- 1) Frequency counter
- 2) Oscilloscope (20MHz or more)
- 3) Adjustment jig (MEGA-CD II (F) CD ADJ. JIG)
- 4) Audio generator
- 5) Voltmeter (two units with one needle or one unit with two needles)
- 6) Test CD (SONY TYPE-4)

#### 4-2. Set-up for Adjustment

- 1) Connect both terminals of J401.
- 2) Turn SW401 on and fix it using plastic tape, etc.
- 3) Connect the jig to CN403.
- 4) Supply power to the unit and jig. (Use AC adaptor of MEGA CD II /SEGA CD II for jig)
- 5) Press the [RESET] switch of the jig so the counter reads "0".
- 6) Connect the Q301's emitter and CN101 pin 28 B or connect Mega Drive II /Genesis II.


6	SNOUDP	BE	BEINEEN	3	171	4
-	2.10001	- / /-	J		A /	•

Test mode	Adjustment item
0	VCO
2	EF balance
3	Tracking gain

Note 1: The test mode is incremented each time the [TEST] switch of the jig is pressed.

Note 2: Test mode 1 is for checking the laser power and keeps the pickup laser illuminated.

#### 4-3. Adjustment Parts Location



250/div 146


Adjustment name	Adjust- ment point	Test point	Test equipment	Adjustment procedure	Purpose	1	ts due to incom- te adjustment
1. VCO adjustment	VR403	TP-PLCK (Connect the probe's ground to GND)	Frequency counter	Short both terminals of C410 or connect TP-D and GND. Adjust variable resistor VR403 so the frequency of the signal at test pin PLCK is 4.320 ± 0.05MHz.	To reproduce a reference clock signal during CD play.	Small	• No play pos-
2. EF balance	VR401	TP-X (Connect the probe's ground to TP-VR)	Oscilloscope, Adjustment jig. Probe: 10:1 50mv/div 1ms/div Test CD	Press(TEST) switch twice to set to "Test Mode 2".  Vref (A)  Adjust VR401 so that peaks (A) and (B) of the output	To adjust the center of the tracking error signal	Small	Playability of dirty discs and scratched discs be- comes poor.
adjustment				waveform shown above are equal.		Large	• It becomes impossible to search for each track.
3. Tracking	VR402	TP-X TP-Y	2 voltmeters, Generator, Adjustment jig Test CD	VTVM1 VTVM2  To open of the control	To adjust the tracking servo gain.	Small	Becomes     susceptible to     shocks.     It becomes     impossible to     search for     each track on     dirty and     scratched     discs.
gain adjustment				Press (TEST) switch three times to set to "Test Mode 3" and supply a 1.0kHz, 0.15Vrms signal from the generator.  Adjust VR402 so the 2 voltmeters read the same value.		Large	Playability of dirty discs and scratched discs be- comes poor.

# 5. CD INTERFACE


500mv/div 500ms/div

#### 5-1. CD Drive Block Diagram

200mv/div 2s/div




500mv/div 50ms/div



# 5-2. Description of CD Interface Signals

Name	1/0	Function	IC No.	Pin No.
C2PO	0	Error flag. Outputs "H" when data correction is disabled.	IC401	<b>(2)</b>
BCLK	0	Bit clock.	IC401	76
SDATA	0	Serial data output.	IC401	78
LRCK	0	L/R-channel identification clock.	IC401	8
16MHz	0	16.9344MHz output.	IC401	€
WFCK	0	Frame clock.	IC401	69
EXCK	1	Sub-code read clock.	IC401	3
SBSO	0	Sub-code data.	IC401	22
SCOR	0	Sub-code sync.	IC401	3
L-MUTE (DM)	0	Outputs "L" when playing back music and "H" in other modes.	IC404	<b>3</b>
ĪRQ	0	Interrupt request.	IC404	26
CDCK	0	CD mechanism control communications clock.	IC404	23
HOCK	I	Host communications clock.	IC404	8
DB 0	1/0	Data bus 0.	IC404	16
DB 1	I/O	Data bus 1.	IC404	15
DB 2	I/O	Data bus 2.	IC404	13
DB 3	1/0	Data bus 3.	IC404	13
RESET	I	Resets the CD hardware.	IC404	20

# 5-3. CD Interface Connection Reference Diagram



# 6. CD DRIVE UNIT REPLACEMENT PROCEDURE

Remove the GENESIS II/MEGA DRIVE II from the SEGA CD II/MEGA CD II and unplug the power cord of the SEGA CD II/MEGA CD II from the AC outlet.



Replace the CD drive unit.



Connect the power adapter and GENESIS II/MEGA DRIVE II.

Turn on the door close detection switch (SW401) forcibly to turn the power switch on. Check that the laser emits a beam for about 2 seconds and the pickup's object lens moves up and down.

Caution: Be careful; it is dangerous to look straight at a laser beam.

Do not bring your eyes too close to it.



Adjust the EF balance. (VR401)



Adjust the tracking gain. (VR402)




Check that an RF waveform of approx. 1.5Vp-p can be observed at IC402-2 (TP-RF).







Replacement complete.

# 7. TOC (Total of Contents) READ-IN FLOWCHART




# 8. GUIDES FOR SERVICING







#### 8-1. Focus Circuit Flowchart




# 8-2. Tracking Circuit Flowchart



#### 8-3. Disc Circuit Flowchart



#### 8-4. Feed Circuit Flowchart




FAULT LOO

Title screet, frame at start, no sound start

TITLE SCREET FRAME AT START OF SOUND SO

- Spins heaps - eige

Sound from 2. CD driver distrated, but PCM sound or > x401 faulty



E


D


-


ţ

.

,








# IC101 CUSTOM CHIP

IC MCE3

Parts No.: 315-5632

■ Top View



# Description

No.	I/O	Pin Name	١
1	0	OCK25	
2	0	OBRAM	
3	_	$V_{SS}$	
4	1	OXBROM	
5	I	IROM	$\Gamma$
6	l	ICASO	
7	ī	ILWR	
8	I	IUWR	
9	I	IASEL	Г
10	_	$V_{DD}$	
11	I	IRAS2	
12	I	ICAS2	Г
13	I	IFDC	Г
14	ī	IFRES	Г
15	_	V <sub>SS</sub>	Г
16	0	OERES	
17	I/O	BEAD0	
18	1/0	BEAD1	Г
19	I/O	BEAD2	Г
20	I/O	BEAD3	
21	I/O	BEAD4	
22	I/O	BEAD5	Г
23	I/O	BEAD6	Г
24	I/O	BEAD7	Г
25	I/O	BED8	Γ
26	_	V <sub>SS</sub>	Г
27	_	$V_{DD}$	Г
28	1/0	BED9	Г
29	I/O	BED10	Г
30	I/O	BED11	Г
31	I/O	BED12	
32	I/O	BED13	Г
33	I/O	BED14	Г
34	I/O	BED15	Г
35	0	OERAS	Г
36	0	OECAS	
37	0	OEOE	
38	_	V <sub>SS</sub>	
39	0	OEWE	
40	0	OORAS	
41	0	OOCAS	
42	0	OOOE	

1	No.	1/0	Pin Name
1	43	_	V <sub>DD</sub>
1	44	0	OOWE
1	45	1/0	BOAD0
1	46	I/O	BOADI
1	47	I/O	BOAD2
1	48	I/O	BOAD3
1	49	1/0	BOAD4
]	50	1	V <sub>SS</sub>
	51	I/O	BOAD5
]	52	1/0	BOAD6
]	53	I/O	BOAD7
]	54	I/O	BOD8
	55	I/O	BOD9
	56	I/O	BOD10
1	57	1/0	BOD11
1	58	I/O	BOD12
1	59	I/O	BOD13
1	60	-	V <sub>SS</sub>
1	61	-	$V_{DD}$
1	62	I/O	BOD14
1	63	1/0	BOD15
1	64	0	OLEDR
1	65	0	OLEDG
1	66	0	OLATCH
1	67	0	OSHFT
1	68	0	OATT
1	69	0	ODTM
1	70	I	IWFCK
1	71	Ī	ISCOR
1	72	_	V <sub>SS</sub>
1	73	1	ISBSO
1	74	0	OEXCK
1	75	I	ILRCK
1	76	I	IDATA
1	77	I	IC2PO
1	78	I/O	BDB3
1	79	-	V <sub>DD</sub>
1	80	I/O	BDB2
1	81	I/O	BDB1
1	82	I/O	BDB0
1	83	0	OHOCK
1	84	1	ICK50

No.	1/0	Pin Name	No.	1/0_	Pin Name
85		V <sub>SS</sub>	147		$V_{ m DD}$
86	I	IIRQ	148	I/O	BD9
87	1	IDXM	149	I/O	BD10
88	1	ICDCK	150	I/O	BD11
89	0	OXPCM	151	I/O	BD12
90	1	IDTEN	152	I/O	BD13
91	I	IWAIT	153	I/O	BD14
92	0	OHRD	154	-	V <sub>SS</sub>
93	I	IINT	155	I/O	BD15
94	Ö	OCDC	156	1/0	BPRA0
95	0	OPROE	157	1/O	BPRA1
96			158	I/O	BPRA2
		V <sub>SS</sub>			
97		V <sub>DD</sub>	159	1/0	BPRA3
98	<u> </u>	OC2LR	160	1/0	BPRA4
99	<u> </u>	1A19	161	1/0	BPRA5
100	1	IA18	162	1/0	BPRA6
101	I	IA17	163	I/O	BPRA7
102	1	IA16	164	_	V <sub>\$5</sub>
103	I	1A15	165	-	$V_{pp}$
104	Ī	lA14	166	I/O	BPRA8
105	I/O	BA13	167	0	OPRRAS
106	I/O	BA12	168	0	OPRCAS
107		V <sub>SS</sub>	169	0	OPRUWE
108	I/O		170	0	OPRUWE
		BAII			
109	1/0	BA10	171	1/0	IVA1
110	1/0	BA9	172	1/0	IVA2
111	1/0	BA8	173	I/O	IVA3
112	I/O	BA7	174	1/0	IVA4
113	I/O	BA6	175	I/O	IVA5
114		V <sub>DD</sub>	176	-	V <sub>SS</sub>
115	I/O	BA5	177	I/O	IVA6
116	I/O	BA4	178	I/O	IVA7
117	I/O	BA3	179	I/O	IVA8
118	1/0	BA2	180	I/O	IVA9
119	_	V <sub>SS</sub>	181	I/O	IVA10
120	I/O	BAI	182	I/O	IVA11
121	1	IFC0	183	- 1/0	
122		1FC1	184	I/O	V <sub>DD</sub> IVA12
	1	<del></del>			<del></del>
123	0	OIPLO	185	1/0	IVA13
124	0	OIPL1	186	I/O	IVA14
125	0	OIPL2	187	1/0	IVA15
126	0	OVPA	188	I/O	IVA16
127	0	ORESET	189		V <sub>SS</sub>
128	0	OHALT	190	I_	IVA17
129	0	OCLK	191	I/O	BVD0
130	_	V <sub>SS</sub>	192	1/0	BVD1
131	_	V <sub>DD</sub>	193	1/0	BVD2
132	0	ODTACK	194	I/O	BVD3
133	1	IRXW	195	1/0	BVD4
134	1	IXLDS	196	1/0	BVD5
	I	+	· ——	I/O	BVD6
135		IXUDS	197	<del></del>	<del></del>
136	1	IXAS	198	1/0	BVD7
137	1/0	BD0	199	1/0	BVD8
138	1/0	BD1	200		V <sub>ss</sub>
139	I/O	BD2	201	_	$V_{DD}$
140	I/O	BD3	202	I/O	BVD9
141	1/0	BD4	203	I/O	BVD10
142	<del>-</del>	V <sub>SS</sub>	204	I/O	BVD11
143	1/0	BD5	205	1/0	BVD12
144	1/0	BD6	206	1/0	BVD13
145	1/0	BD7	207	1/0	BVD14
170		BD7	207	I/O	BVD15
146	I/O				

# IC102/103 1Mbit Dynamic RAM

#### IC104/105 8bit CMOS Static RAM

IC TC511664BJ-80 IC UPD421664-80


IC TC421664LE-70 IC UPD421664-80L IC CKX5864BM-70

GND 14

IC MB8464-80

IC MB8464-90

#### Top View & Pin Layout



A0-A7 : Address inputs

I/O1-I/O16: Data inputs/outputs RAS : Row address strobe CAS : Column address strobe

> enable : Low-order byte write

28 OE ĬW LW 13 RAS 14 27 NC

31 NC

30 GND

29 CAS

21 GND

ΰW

VCC

GND

NC

enable ŌĒ : Output enable


26 NC A<sub>0</sub> 15 25 NC A<sub>1</sub> 16 A<sub>2</sub> 17 24 A<sub>7</sub> A<sub>3</sub> [18 23 A<sub>6</sub> 22 A<sub>5</sub> A<sub>4</sub> 19

: Supply voltage : Ground

: Not connected.

: High-order byte write

#### ■ Top View & Pin Layout



A0-A12 : Address inputs I/O1-I/O8 : Data inputs

: Not connected.

21 A<sub>10</sub>  $A_2$   $\boxed{8}$ CE1,CE2: Chip enable 1/2 inputs A<sub>i</sub> 9 20 CE, WE : Write enable input A<sub>0</sub> 10 19 1/08 ŌĒ : Output enable input 1/0, 11 18 1/07 Vcc : +5V supply 1/02 12 17 1/06 GND : Ground 1/03 [13 18 1/05

NC

15 1/04

#### IC106 CD-ROM LSI

IC LC89515


v<sub>CC</sub> 20

NC 10

V<sub>CC</sub> 11

**UW** 12

#### Top View



Description

No.	1/0	Pin Name
l	_	V <sub>SS</sub>
2	0	RA6
3	0	RA7
4	0	RA8
5	0	RA9
6	0	RA10
7	0 0 0 0 0 0 0	RA11
8	0	RA12
9	0	RA13
10	0	RA14
11	0	RAI5
12	0	RWE
13	_	V <sub>SS</sub>
14	0	ROE
15	I/O	ERA
16	I/O	108
17	I/O	IO7
18	I/O	IO6
19	I/O	IO5
20	I/O	IO4

No.	1/0	Pin Name
21	I/O	IO3
22	I/O	IO2
23	I/O	IO1
24		V <sub>SS</sub>
25	I	EXTAL
26	0	XTAL
27	I	TEST A
28	I	TEST B
29	I	CSEL
30	I	LMSEL
31	_	$V_{DD}$
32	l	LRCK
33	I	SDATA
34	I	BCK
35	I	C4LR
36	I	C2PO
37	0	MCK
38	I/O	D0
39	I/O	D1
40	I/O	D2

No.	1/0	Pin Name
41	_	V <sub>SS</sub>
42	I/O	D3
43	I/O	D4
44	I/O	D5
45	I/O	D6
46	I/O	D7
47	1	RS
48	I	RD
49	I	WR
50	I	<u>cs</u>
51	0	ĪNT
52	-	V <sub>\$S</sub>
53	I	RESET
54	I	ENABLE
55	I	HRW
56	I	HRD
57	I	CMD
58	0	WAIT
59	0	DTEN
60	0	STEN

İ

No.	1/0	Pin Name
61	0	EOP
62	00	RCS
63	0	HDE
64	ŀ	V <sub>SS</sub>
65	I/O	HD7
66	I/O	HD6
67	I/O	HD5
68	I/O	HD4
69	I/O	HD3
70	I/O	HD2
71	I/O	HD1
72	I/O	HD0
73		$V_{DD}$
74	I	SELDRQ
75	0	RA0
76	0 0 0 0	RA1
77	0	RA2
<b>7</b> 8	0	RA3
79	0	RA4
80	0	RA5

20

#### IC107 CMOS Dynamic RAM


IC UPD424270LE-80

IC HM514270AJ-8

IC M5M44270AJ-8

IC MN414270SJ-08

#### ■ Top View & Pin Layout -



Input State		Output Operation Mode	Operation Mode		
RAS	CAS	UWE	LWE	State	Operation widde
Н	Н	D	D	Open	Standby
Н	L	Н	Н	Valid	Standby
L	L	Н	H	Valid	Read cycle
L	L	L 2)	L 2)	Open	Early write cycle
L	L	L 2)	L 2)	Underlined	Delayed write cycle
L	L	H→L	H→L	Valid	Read modified write cycle
L	Н	D	D	Open	RAS only refresh cycle
H→L	L	D	D	Open	CAS before /RAS refresh cycle
L	$H \rightarrow L$	Н	Н	Valid	High-speed page mode read cycle
L	$H \rightarrow L$	L 2)	L 2)	Open	High-speed page mode early write cycle
L	H→L	L 2)	L 2)	Underlined	High-speed page mode delayed write cycle
L	H→L	H→L	H→L	Valid	High-speed page mode read modified write cycle

Note: H=High(inactive), L=Low(active), D=Don't care.


#### IC108/109 8bit CMOS Pseudo Static RAM

IC LH5P832N-10

IC TC51832FL-10

IC TC51832AFL-10

#### ■ Top View & Pin Layout




#### ■ Pin Configuration and Pin Description

Symbol	Pin Name
A <sub>c</sub> ~A <sub>14</sub>	Address Input
R/W	Read / Write Input
ŌĒ / RFSH	Output Enable / Refresh
<u>CE</u>	Chip Enable
I/O1~I/O	Data Input / Output

#### IC110 PCM Sound Source

IC RF5C164A Parts No. : 315-5476A

#### ■ Top View & Pin Layout




# ■ Description (IC110)

	escription	<del>,, , , , , , , , , , , , , , , , , , ,</del>						
Pin No.	Name	I/O	Function		Name	1/0	Function	
78	A12			75	RAMAI	^	Low address signals of the SRAM &	
79	All			76	RAMA0	0	MROM.	
80	A10			42	RAMAX	0	LSB address signal of the MROM.	
1	A9			61	RAMC2B	0	High order 32k byte SRAM & MROM	
2	A8			"	ICAIVIC2D		select signal.	
3	<b>A</b> 7			6060	Note:	0	Low order 32k byte SRAM & MROM	
4	<b>A</b> 6	I	Address signals from $\mu$ P.		The inter-		select signal.	
5	A5			63	RAMWEB	0	Signal to write data to the pseudo	
6	A4				10.000		SRAM or SRAM.	
7 8	A3 A2			62	RAMOEB	0	Signal to read data from the pseudo SRAM, SRAM or MROM.	
9	Al			31	DAC7			
10	A0			32	DAC6			
21	D7			33	DAC5	0	Multiplex signals of "R" and "L" data	
22	D6			34	DAC4		output to the parallel DAC.	
23	D5			37	DAC3			
24	D4	_		29	SHL	0	DAC7-3 "L" data sample/hold signal.	
25	D3	I/O	Data bus signals with $\mu P$ .	30	SHR	Ō	DAC7-3 "R" data sample/hold signal.	
26	D2			20			Signal obtained by sampling and	
27	DI			39 DAC7R	0	holding the DAC7 output at SHR.		
28	D0			20	29 DAC71		Signal obtained by sampling and	
77	CSB	I	Chip select signal from $\mu P$ .	38	DAC7L	0	holding the DAC7 output at SHL.	
13	RDB	I	Read signal from $\mu$ P.	41	WCLKI	0	Word clock signal output to the serial	
14	WRB	I	Write signal from $\mu$ P.	L	WCERI		DAC.	
44	RAMAD7		When connected to a pseudo SRAM,		LRCLK	0	LR clock signal output to the serial	
45	RAMAD6	these pins provide multiplex signals of		40			DAC.	
46	RAMAD5		the low order address/data to the SRAM, and when connected to an	36	DATA	0	Digital audio data signal output to the	
47	RAMAD4	I/O	MROM, these pins provide data input				serial DAC.	
48	RAMAD3		signal from the MROM.	35	BCLK	0	Bit clock signal output to the serial	
49	RAMAD2		When connected to an SRAM, these		DECEMB	<del>                                     </del>	DAC.	
50	RAMADI		pins also provide data bus signals to the SRAM.	64	RESETB	I	Reset signal.	
51	RAMADO		Olivalel.	70	XIN	I	An external crystal oscillator is connected.	
54	RAMA14 RAMA13			71	XOUT	0	A clock signal is input to XIN directly.	
55	RAMA12		Web and and and a first open a	16	TEST1	<del>                                     </del>		
56	RAMA11	0	High order address signals of the SRAM	<u> </u>	<del></del>	1	Test signal inputs. Normally, fixed at "L".	
57	RAMA10		& MROM.	17	TEST2	I	However, TEST2 is fixed at "H" when	
58	RAMA9				TEST3	1	an MROM or SRAM is used.	
59	RAMA8			18		<del> </del>		
65	RAMA7		Low address signals of the SRAM & MROM.		1	1		
66	RAMA6	]			VCC	-	Power supply pins.	
67	RAMA5	0			1			
68	RAMA4	]				<del> </del>		
73	RAMA3				GND	_	Ground pins.	
74	RAMA2			72				
					1	<u>.i</u>	<u> </u>	

Note: The interface with the serial DAC is formed in the MSB initial mode.

#### ■ Block Diagram (IC110)




#### IC111 1Mbit CMOS Masked Programable ROM

IC SEGA-CD2 BOOT ROM EP
IC MEGA-CD2 (PAL) BOOT ROM


IC SEGA-CD2 USA BOOT ROM

IC MEGA-CD2 BOOT EP MULTI

#### ■ Top View & Pin Layout



#### ■ Block Diagram





#### Operation Mode


CE,	OE,	OE,	Mode	Output
×	×	×	Non-	
I	×	×	selective	High Impedance
Α	I	×		
Α	×	I	Selective	
Α	Α	Α		Data
	CE <sub>2</sub> X I A A A	X X I X A I A X	X	X

# IC112 64k(8k × 8)bit Static RAM

IC MB8464A-10LL








#### IC113 16/32-Bit Microprocessor

IC MC68HC000FN12


IC HD68HC000CP-12

■ Top View & Pin Layout



IC TMP68HC000T-12

#### Signal Description



■ Description					
No.	Pin Name	1/0	Function		
l,	$D_4$				
2	D <sub>3</sub>				
3	$D_2$	1/0	Data Bus		
4	$D_1$				
5	$D_0$				
6	AS	0	Address Strobe		
7	UDS	0	Upper Data Strobe		
8	LDS	0	Lower Data Strobe		
9	R/W	0	Read/Write		
10	DTACK	l	Data Transfer Acknowledge		
11	₽G	0	Bus Grant		
12	BGACK	1	Bus Grant Acknowledge		
13	BR	I	Bus Request		
14	V <sub>cc</sub>	-	Power Supply		
15	CLK	I	Clock		
16	V <sub>SS</sub>		GND		
17	V <sub>SS</sub>	_	עאט		
18	NC	-	Not Connected		
19	HALT	I/O			
20	RES	I/O	Reset		
21	VMA	0	Valid Memory Address		
22	E	0	Enable		


	No.	Pin Name	1/0	Function
1	23	VPA	1	Valid Peripheral Addres
1	24	BERR	1	Bus Error
	25	$\overline{IPL}_2$		
Ì	26	IPL <sub>1</sub>	1	Interrupt Control
	27	ĪPL <sub>o</sub>		
	28	FC <sub>2</sub>		
	29	FC <sub>1</sub>	0	Processor Status
	30	FC <sub>0</sub>		
	31	N.C	_	
	32	A <sub>1</sub>		
	33	A <sub>2</sub>		
	34	A <sub>3</sub>		
	35	A <sub>4</sub>	1	
	36	A <sub>5</sub>	1	
	37	A <sub>6</sub>	l	
	38	_A <sub>7</sub>	0	Address Bus
1	39	A <sub>8</sub>		/ todicas Dus
	40	A <sub>9</sub>	İ	
	41	A <sub>10</sub>		
	42	A <sub>11</sub>		
	43	A <sub>12</sub>		
	44	A <sub>13</sub>		
	45	A <sub>14</sub>		

No.	Pin Name	1/0	Function
46	A <sub>15</sub>		
47	A <sub>16</sub>		
48	A <sub>17</sub>	0	Address Bus
49	A <sub>18</sub>	U	Address Dus
50	A <sub>19</sub>		
51	A <sub>20</sub>		
52	V <sub>cc</sub>		Power Supply
53	A <sub>21</sub>		
54	A <sub>22</sub>	0	Address Bus
55	A <sub>23</sub>		
56	$V_{ss}$	_	GND
57	$V_{SS}$		
58	D <sub>15</sub>	]	
59	D <sub>14</sub>	]	
60	D <sub>13</sub>		
61	D <sub>12</sub>		
62	D <sub>11</sub>		
63	D <sub>10</sub>	I/O	Data Bus
64	$D_9$		
65	$D_8$		
66	D <sub>7</sub>		
67	$D_6$		
68	$D_5$		


#### IC114 Battery Back-up

IC MB3790

# ■ Top View & Pin Layout




# ■ Block Diagram



# IC116 CMOS Quad Exclusive OR Gate

IC TC74HC86

#### ■ Top View & Pin Layout



#### Truth Table

Α	В	Y
Н	Н	L
L	Н	Н
Н	L	Н
L	L	L

#### IC201 18Bit Digital Filter & 16Bit D/A Converter

IC LC7883KM

# Top View




# Description

Pin	Name	1/0	Function
1	CHIOUT	0	DAC CH-1 output.
2	VrefH	_	Reference voltage "H" input.
3	AVDD	-	Power supply of analog circuits.
4	DVDD	-	Power supply of digital circuits.
5	BLCK	I	Bit clock.
6	DATA	I	Digital audio data input. Input from the MSB in the bit serial state.
7	LRCK	I	L/R clock input. LRCK= "H" CH1 LRCK= "L" CH2
8	TEST	I	Test pin. (normally, set to "L")
9	ATT	I	Attenuator data input. Input from the LSB in the bit serial state.
10	SHIFT	I	Attenuator data transfer clock input.
11	LATCH	Ī	Attenuator data latch clock input.
12	INITB	I	Initializing signal input. (normally, set to "H")
13	TEST	I	Test pin. (normally, set to "L")

Pin	Name	1/0	Function					
14	EMPH2	ī	Do annahasia assisiana sina					
15	EMPH1	1	De-emphasis setting pins.					
16	D/N	I	Double/Normal speed switching pin.					
17	SOC2	ī	Input source select inputs.					
18	SOC1	1	(PULL-DOWN)					
19	MODE	I	Operation mode setting pin. (PULL-DOWN)					
20 21	TEST	I	Test pins. (normally, set to "L") (PULL-DOWN)					
22	DGND	-	Ground of digital circuits.					
23	CLKOUT	0	Clock output. 392Fs: 1/2 XOUT 384Fs, 448Fs, 512Fs: XOUT					
24	XIN	I	Crystal oscillator input.					
25	XOUT	0	Crystal oscillator output.					
26	AGND	_	Ground of analog circuits.					
27	VrefL	-	Reference voltage "L" input.					
28	CH2OUT	0	DAC CH-2 output.					

# IC202 16Bit D/A Converter

IC LC78815M




#### Description


Pin No.	Name	1/0	Function		
1	CHIOUT	0	CH-1 output. (L-ch)		
2	REFH	-	Reference voltage "H".		
3	VrefH	-	Reference voltage "H" input.		
4	AVDD	_	Supply voltage of analog circuits.		
5	LRCK /WCLK	I	LR clock/word clock input.		
6	DATAL	I	Digital audio data input.		
7	DATAR	I	Digital audio data input.		
8	BCLK	I	Bit clock input.		
9	SYSCLK	Ì	System clock input.		
10	DVDD	_	Supply voltage of digital circuits.		
11	TSTOUT	0	Test output.		

Pin No.	Name	1/0	Function			
12	FSEL	_	"L": Digital audio data is input from the DATAL and DATAR pins simultaneously. "H": Digital audio data is input from the DATAL pin by time-sharing.			
13	MODE1		Interfere envisabile			
14	MOCE2	_	Interface switching.			
15	DGND		Ground of digital circuits.			
16	REFL	-	Reference voltage "L".			
17	AGND	-	Ground of analog circuits.			
18	VrefL	_	Reference voltage "L" input.			
19	NC	_	Not connected.			
20 CH2OUT O CH-2 outp		0	CH-2 output. (R-ch)			

# IC203/204 Quad Operational Amplifier


IC NJM3403AM






### IC205 Dual Operational Amplifier

IC NJM3404AM






# IC301 3-Terminal Voltage Regulator

IC UPC2405HF


# Front View



# IC401 Digital Processor for CD

IC CXD1167Q


# ■ Top View



#### Description


Pin No.	Name	1/0	Function
1	FSW	0	Output to switch the time constant of the spindle motor's output filter.
2	MON	0	Spindle motor on/off control output.
3	MDP	0	Spindle motor drive output. Coarse control in the CLV-S mode and phase control in the CLV-P mode.
4	MDS	0	Spindle motor drive output. Speed control in the CLV-P mode.
5	EFM	1	EFM signal input from the RF amplifier.
6	ASY	0	Output to control the slice level of the EFM signal.
7	LOCK	0	When the GFS signal is sampled by WFCK/16 and the level is "H", this pin outputs "H"; when the level is "L" for 8 times continuously, this pin outputs "L".
8	VC00	0	VCO output. When locked to the EFM signal, the frequency is 8.6436MHz. (17.2872MHz in the double speed mode)
9	VCOI	I	VCO input.
10	TEST	I	(0V)
11	PDO	0	Output obtained by comparing the phases of the EFM signal and VCO/2.
12	V <sub>SS</sub>	1 –	GND (0V)
13	CLK	1	Serial data transfer clock input from CPU. Latches the data at the leading edge of the clock signal.
14	XLT	1	Latch input from CPU. Latches the data in the 8-bit shift register, (serial data from CPU) in each register.
15	DATA	I	Serial data input from CPU.
16	XRST	I	System reset input. Reset when "L" is input.
17	CNIN	1	Tracking pulse input.
18	SENS	0	Outputs the internal state according to the address.
19	MUTG	I	Muting input. When ATTM of internal register A is "L", MUTG "L" causes the normal state and MUTG "H", causes muting.
20	CRCF	0	Outputs the CRC check results of subcode Q.
21	EXCK	I	Clock input for serial output of subcodes.
22	SBSO	0	Serial output of subcodes.
<b>2</b> 3	SUBQ	0	Subcode Q output.

Pin No.	Name	I/O	Function
24	SCOR	0	Subcode sync S0 + S1 output.
25	SQCK	I/O	Subcode Q reading clock.
26	SQEX	1	SQCK select input. (see CPU interface)
27	DOTX	0	Digital output. (WFCK is output when DO is off)
28	GFS	0	Output to display the frame sync locked state.
29			
30		.	
31	TEST		Fixed at "H" or "L", do not set to open.
32			
33	$V_{\mathrm{DD}}$	-	Power supply. (+5V)
34	<u> </u>		1 Ones Supply: (13 · )
35			
36			
37			
38			
39			
40			
41			
42	TEST	I	Fixed at "H" or "L", do not set to open.
43			
44			
45			
46			
47			
48			
49			
50			
51	C4M	0	Crystal oscillator's frequency divided output. f = 4.2336MHz. (8.4672MHz during double-speed play)
52	V <sub>SS</sub>	_	GND (0V)
1	. 35	1	
53	XTAl	1	Crystal oscillator input. The frequency is determined as 8.4672MHz or 16.9344MHz (during double-speed play) by the mode select inputs.
	· · ·		Crystal oscillator output. The frequency is determined as 8.4672MHz or 16.9344MHz
54	XTAO	0	(during double-speed play) by the mode select inputs.
55	MD1	1	Mode select input 1.
56	MD2	<del>i i</del>	Mode select input 2.
57	MD3	1	Mode select input 3.
58	SLOB	I	Input to switch the audio data output code. "L": complementary output, "H": offset binary output.
59	PSSL	<del>  i</del>	Input to switch the audio data output mode. "L": serial output, "H": parallel output.
60	APTR	0	Aperture correction control output. "H": R-ch.
61	APTL	0	Aperture correction control output. "H": L-ch.
$\longrightarrow$		+	
62	DA01	0	DA01 (LSB of parallel audio data) output when PSSL is "H". C1F1 output when PSSL is "L".
63	DA02	0	DA02 output when PSSL is "H". C1F2 output when PSSL is "L".
64	DA03	0	DA03 output when PSSL is "H". C2F1 output when PSSL is "L".
65	DA04	0	DA04 output when PSSL is "H". C2F2 output when PSSL is "L".
66	DA05	0	DA05 output when PSSL is "H". C2FL output when PSSL is "L".
67	DA06	0	DA06 output when PSSL is "H". C2PO output when PSSL is "L".
68	DA07	0	DA07 output when PSSL is "H". RFCK output when PSSL is "L".
69	DA08	0	DA08 output when PSSL is "H". WFCK output when PSSL is "L".
70	DA09	0	DA09 output when PSSL is "H". PLCK output when PSSL is "L".
71	DA10	0	DA10 output when PSSL is "H". UGFS output when PSSL is "L".
72	DA11	0	DA11 output when PSSL is "H". GTOP output when PSSL is "L".
73	$V_{DD}$	<del>  -</del>	Power supply. (+5V)
74	DA12	0	DA12 output when PSSL is "H". RA0V output when PSSL is "L".
75	DA12	0	DA13 output when PSSL is "H". C4LR output when PSSL is "L".
76	DA13	0	DA14 output when PSSL is "H". BCLK output when PSSL is "L".
77			
	DA15	10	DA15 output when PSSL is "H". BCLK output when PSSL is "L".
78	DA16	10	DA16 (MSB of parallel audio data) output when PSSL is "H". DATA output when PSSL is "L".
79	WDCK	0	Strobe signal output. 176.4kHz (352.8kHz in double-speed play) when DF is on, and 88.2kHz
		<u> </u>	(176.4kHz in double-speed play) when DF is off.
80	LRCK	0	Strobe signal output. 88.2kHz (176.4kHz in double-speed play) when DF is on, and 44.1kHz (88.2kHz
	· ·	1	in double-speed play) when DF is off.




# IC402 RF Amplifier for CD

IC CXA1081M



#### Block Diagram




Pin No.	Name	1/0	Function
1	RFI	1	The RF summing amp outputs are capacity-coupled before input.
2	RFO	0	RF summing amp output. Eye pattern check point
3	RF⊖	I	RF summing amp feedback input.
4	P/N	I	Laser diode (LD) P-sub/N-sub switching. (DC voltage: when switched to N-sub)
5	LD	0	Automatic power control (APC) LD amp output. (DC voltage, when switched to N-sub, PD open)
6	PD	1	Automatic power control(APC) PD amp input. (DC voltage: open)
7	PD1	I	RF I-V amp (1) inverting input. Connected to the A + C terminal of the photodiode and the current is input.
8	PD2	1	RF I-V amp (2) inverting input. Connected to the B + D terminal of the photodiode and the current is input.
9	VC	_	With positive/negative power supplies: GND. With single power supply: VR. (connected to pin 14)
10	F	1	F I-V amp inverting input. Connected to the F terminal of the photodiode and the current is input.
11	Е	I	E I-V amp inverting input. Connected to the E terminal of the photodiode and the current is input.
12	EO	0	E I-V amp output.
13	EI	1	E I-V amp feedback input. Used to adjust the gain of the E I-V amp.
14	VR	0	(V <sub>CC</sub> + V <sub>EE</sub> ) /2 V DC output.
15	CC2	I	The DEFECT bottom hold outputs are capacity-coupled and input.
16	CC1	0	DEFECT bottom hold output.
17	V <sub>EE</sub>	-	With positive/negative power supplies: Negative power supply pin. With single power supply: GND.
18	FE BIAS	I	Bias pin for the non-inverting input of focus error amp. Used for CMR adjustment of the focus error amp.
19	FE	0	Focus error amp output.
20	TE	0	Tracking error amp output.
21	DEFECT	0	DEFECT comparator output. (DC voltage: with 10k $\Omega$ resistor connected)
22	MIRR	0	MIRR comparator output. (DC voltage: with 10k Ω resistor connected)
23	СР	I	A MIRR hold capacitor is connected. Non-inverting input of the MIRR comparator.
24	СВ	I	A DEFECT bottom hold capacitor is connected.
25	$D_{GND}$	_	With positive/negative power supplies: GND. With single power supply: GND. (VEE)
26	ASY	I	Auto asymmetry control input.
27	EFM	0	EFM comparator output. (DC voltage: with 10k Ω load resistor connected)
28	FOK	0	Focus OK comparator output. (DC voltage: with 10k Ω load resistor connected)
29	LD ON	1	Laser diode (LD) on/off switching. (DC voltage: when LD is turned on)
30	V <sub>CC</sub>	-	Positive power supply.


Note: Values in brackets ( ) are for CXA1081Q. ( $V_{CC}$  =2.5V,  $V_{EE}$  =  $D_{GND}$  = - 2.5V, VC=GND)

# IC403 Servo Signal Processor for CD

IC CXA1082Q



#### Block Diagram



# ■ Description


Pin No.	Name	1/0	Function				
2	FGD	-	A capacitor is inserted between this pin and pin ③ to decrease the focus servo high-frequency gain.				
3	FS3	-	FS3 is turned on or off to switch the focus servo high-frequency gain.				
4	FLB	-	Time constant components are connected externally to boost the focus servo low frequencies.				
5	FEO	0	Focus drive output.				
6	FE⊖	1	Focus amp inverting input.				
7	SRCH	-	Time constant components are connected externally to form the focus search waveform.				
8	TGU	_	Time constant components are connected externally to switch the tracking high-frequency gain.				
9	TG2	-	Time constant components are connected externally to switch the tracking high-frequency gain.				
11	TAO	0	Tracking drive output.				
12	TA⊖	I	Tracking amp inverting input.				
13	SL⊕	1	Sled amp non-inverting input.				
14	SLO	0	Sled drive output.				
15	SL⊖	I	Sled amp inverting input.				
16	SSTOP	_	Signal to detect whether the limit switch that detects the disc innermost edge is turned on or off.				
17	FSET	-	Determines the peak of the focus/tracking phase compensation and the frequency (fo) of CLV LPF.				
18	SENS	0	Outputs FZC, AS, TZC, SSTOP and BUSY, instructed by commands from the CPU.				
20	C.OUT	0	Outputs a signal to count the number of tracks.				
21	DIRC	-	Used to jump one track. A 47k $\Omega$ pull-up resistor is incorporated.				
22	XRST	-	Reset when "L" is input to the reset input.				
23	DATA	I	Serial data input from the CPU.				
24	XLT	1	Latch input from the CPU.				
25	CLK	I	Serial data transfer clock input from the CPU.				
27	BW	-	Time constant components of the loop filter is connected externally.				
28	PDI	1	The CX23035/CXD1135 phase comparator output PDO is input.				
29	ISET	-	Supplies the current that determines the levels of the focus search, track jump and sled kick.				
30	VCOF	_	The VCO free-running frequency is proportional to the resistance between this pin and pin ③.				
32	C864	0	8.64MHz VCO output.				
33	LOCK	-	"L" activates the sled run-out prevention circuit. A 47k Ω pull-up resistor is incorporated.				
34	MDP	-	The MDP pin of the CX23035/CXD1135 is connected.				
35	MON	-	The MON pin of the CX23035/CXD1135 is connected.				
<b>3</b> 6	FSW	-	Time constant components of the LPF for the CLV servo error signal are connected externally.				
38	SPDL⊖	l	Spindle drive amp inverting input.				
<b>3</b> 9	SPDLO	0	Spindle drive output.				
40	WDCK	l	Clock input for auto sequence. Normally, 88.2kHz is input.				
41	FOK	1	FOK signal input.				
42	MIRR	I	Mirror signal input.				
44	DFCT	I	DEFECT signal input. "H" activates the defect troubleshooting circuit.				
45	TE	I	Tracking error signal input.				
46	TZC	1	Tracking zero-cross comparator input.				
47	ATSC	I	ATSC detection window comparator input.				
48	FE	1	Focus error signal input.				

# IC404 4Bit Single Chip Microcomputer

IC UPD75P008GB

IC UPD75006GB


# ■ Top View



# Description


Pin No.	Port Name	Pin Name	I/O	Function				
1	P72	_		Not used.				
2	P71	MUTG	0	Digital muting control for CXD1167Q. "H": Muting.				
3	P70	TIR Q	-	Not used.				
4	P63	CLK						
5	P62	XLT	0	Serial data transfer to CXA1082BQ and CXD1167Q.				
6	P61	DATA		The state of the s				
7	P60	GAIN	-	Disc servo gain switching.				
8	P53	TDB3	+					
9	P52	TDB2	-	Not used.				
10	P51	TDB1	_	ivoi usea.				
11	P50	TDB0	_					
13	P43	DB3						
14	P42	DB2	1/0	Data bus with the host CPU.				
15	P41	DB1	1/0	Data dus with the nost CPU.				
16	P40	DB0						
23	P33		_	Not used.				
24	P32	L-MUTE	0	Muting output. "L": during music play, "H": in other modes.				
25	P31	CDCK	0	CD mechanism control clock.				
26	P30	ĪRQ	0	Interrupt request.				
27	P81		1	Open/close switch.				
28	P80	HOCK	1	Host CPU clock.				
29	P03(\$I)	SUB Q	1	Q-code serial data input.				
30	P02(SO)	_	_	Not used.				
31	P01(SCK)	SQCK	0	Serial clock to read Q codes.				
32	P00(INT4)	_	_	Not used.				
33	P13		-	Not used.				
35	P12(INT2)	_	-	Not used.				
36	Pl1(INT1)	SCOR	I	External interrupt request to read Q codes. Interrupt at the leading edge.				
37	P10(INT0)	SENS1	l	CXA1082/CXD1167Q sensing input.				
<b>4</b> 0	P23	THOCK	-	Not used.				
41	P22	TESTI	I	Test input. "H": Normal, "L": Test.				
42	P21	FOK	1	Focus OK signal input.				
43	P20	SENS	I	CXA1082/CXD1167Q sensing input.				
44	P73	LDON	0	Laser diode on/off switching. "H": LD ON.				

#### Block Diagram



#### IC407 CMOS Inverter


IC 74HCU04 Parts No.: 314-0571




#### IC408 Bilateral Switch

IC TC4S66F-TE85R

■ Top View






#### IC409 4ch Linear Driver


IC ANS388SR

IC AN8388NSRBE1

■ Top View








#### Description


Pin No.	Function
1	Driver power supply pin 1
2	Driver ground pin 1
3	Motor driver 1 reverse run output
4	Motor driver 1 forward run output
5	Motor driver 2 reverse run output
6	Motor driver 2 forward run output
7	Motor driver 3 reverse run output
8	Motor driver 3 forward run output
9	Motor driver 4 reverse run output
10	Motor driver 4 forward run output
11	Driver ground pin 2
12	Driver power supply pin 2


Pin No.	Function
13	Power supply pin
14	VREF input pin
15	Motor driver 4 input
16	Motor driver 3 input
17	OP amp forward input pin
18	OP amp reverse input pin
19	OP amp output
20	Ground pin
21	Motor driver 2 input
<b>2</b> 2	PC2 (power cutoff) input
23	Motor driver 1 input
24	PC1 (power cutoff) input

#### IC601 System Reset

IC PST529F MMP3P







# 13-2. Mechanical Parts'List

13-3. Electrical Parts List

13-2.	MECHAIN	di Parts List		<b>-</b>	Liectifical	Parts List
Ref. No.	Parts No.	Description	Circu No.		Parts No.	Description
1 1 1 1 -1	837-9615 837-9616 837-9798	IC BD SEGA-CD2 MAIN BD USA(CBA) [S] IC BD MEGA-CD2 MAIN BD MULTI(CBA)[M] IC BD MEGA-CD2 PCM BD	1C0 1C0 1C1	102	314-0367 314-0407 315-5632	IC 74HCO4 IC 74HC74 IC CUSTOM CHIP MCE3 FUJITSU
2-1	253-6661	TOP CASE MEGA-CD2 EXPORT	1C1 1C1		315-0745-80 315-0804-70	IC TC511664BJ-80 SOJ TOSHIBA IC UPD421664LE-70 SOJ NEC
2-2 2-2	253-6635 253-6636	DOOR SEGA-CD2 USA [S] DOOR MEGA-CO2 MULTI [M]	ici	02	315-0804-80 315-0805-80	IC UPD421664-80 SOJ NEC IC UPD421664-80L SOJ NEC
2-3 2-3	253-6562-01 253-6562-02	DOOR KNOB SEGA-CD2 USA [S] DOOR KNOB MEGA-CD2 MULTI [M]	IC1 IC1 IC1	03 03	315-0745-80 315-0804-70 315-0804-80	IC TC511664BJ-80 SOJ TOSHIBA IC UPD421664LE-70 SOJ NEC IC UPD421664-80 SOJ NEC
2-4 2-5 2-6 2-7 2-8 2-9	253-6563 253-6564 253-6565 253-6566 253-6569 250-5306	DOOR LEVER MEGA-CD2 CHUCK DISK MEGA-CD2 CHUCK HOLDER MEGA-CD2 LED LENS MEGA-CD2 BLIND SHEET MEGA-CD2 CONNECT PLATE MEGA-CD2 CHUCK SHEET MEGA-CD2 DOOR SPRING MEGA-CD2 MAGNET MEGA-CD2 OIL DAMPER MEGA-CD2 TAP SCR PH M2 × 10 CUP SCR M2. 6 × 5	IC1 IC1 IC1 IC1	04 05 06	315-0805-80 315-0796-70 315-0796-70 315-5181-01	IC UPD421664-80L SOJ NEC IC CXK5864BM-70 SOP SONY IC CXK5864BM-70 SOP SONY IC LC89515 QFP SANYO
2-10 2-11 2-12	601-6983 125-5101 113-0020	DOOR SPRING MEGA-CD2  MAGNET MEGA-CD2	101 101 101 101	07 07	315-0739-80 315-0777-80 315-0818 315-0822-80	IC UPD424270LE-80 NEC IC HM514270AJ-8 SOJ HITACHI IC M5M44270AJ-8 SOJ MITSUBISHI IC MN414270SJ-08 SOJ PANASONIC
2-101 2-201 2-202	601-7018 012-P00210 029-000016	OIL DAMPER MEGA-CD2 TAP SCR PH M2×10 CUP SCR M2.6×5	1C1 1C1 1C1	08	315-0760-10 315-0677 315-0759-10	IC LH5P832N-10 SOP SHARP IC TC51832FL-10 SOP TOSHIBA IC TC51832AFL-10 SOP TOSHIBA
3	610-5424	CD DRIVE UNIT MEGA-CD2	101	09	315-0760-10	IC LH5P832N-10 SOP SHARP
4 5 10	253-6651 253-6567 601-6982	BOTTOM CASE MEGA-CD2 EXPORT LED HOLDER MEGA-CD2 RUBBER FOOT MEGA-CD2	IC1		315-0677 315-0759-10	IC TC51832FL-10 SOP TOSHIBA IC TC51832AFL-10 SOP TOSHIBA
11 12	601-6984 601- <b>70</b> 02	RUBBER DAMPER A MEGA-CD2 RUBBER DAMPER B MEGA-CD2	101	- 1	315-5476A	IC CUSTOM CHIP RF5C164A RICHO
13 13	670-3119 670-3120	LABEL SER. NO. SEGA-CD2 [S] LABEL SER. NO. MEGA-CD2 MULTI [M]	1C1 1C1 1C1	11	EPR-15511 MPR-15511A EPR-15512 MPR-15512A	C SEGA-CD2 BOOT ROM EP
14	670-0248 670-2774 670-3349	SEAL CUSTOMER SERVICE [S] LABEL CAUTION LASER EUROPE [M]	IC1	1	315-0635	IC MB8464A-10LL PF-G-BND FUJITSU
14 15 15	670-3349 670-3204 670-3417	LABEL CUSTOMER SERVICE SOC [S]  LABEL FCC SEGA-CD2 USA [S]  LABEL FCC SEGA-CD2 CAN [S]	1C1 1C1 1C1	13	315-0637 315-0650 315-0626	IC MC68HC000FN12 PLCC MOTOROLA IC HD68HC000CP-12 PLCC HITACHI IC TMP68HC000T-12 PLCC TOSHIBA
16 16	670-3126-01 670-2708	LABEL FDA MK-4101 USA [S] SEAL RFI MARK MEGA-CD MULT! [M]	IC1 IC1	16	313-5190 314-0549-01	IC MB3790 SOP 16PIN FUJITSU IC TC74HC86 SOP TOSHIBA ·
17 17	670-3209 670-3210	CAUTION LABEL SEGA-CD2 [S] CAUTION LABEL MEGA-CD2 MULTI [M]	1C2 1C2 1C2 1C2	02	313-5184 313-5231 313-5249 313-5249	IC LC7883KM SOP SANYO IC LC78815M SOP 20P SANYO IC NJM3403AM SOP IC NJM3403AM SOP
201	012-P00310	TAP SCR PH M3×10	1C2 1C3	05	313-5250 313-5193	1C NJM3403AM SOP 1C NJM3404AM SOP 1C UPC2405HF NEC
202	012-P00308	TAP SCR PH M3×8	1C4 1C4	101 102	315-0798 313-5251 313-5252	IC CXD11670 OFP IC CXA1081M SOP IC CXA1082Q OFP
			IC4 IC4		315-0799 315-0808	IC UPD75P008GB QFP IC UPD75006GB QFP
			1C4 1C4		314-0571 313-5253	IC 74HCU04 SOP -/ IC TC4S66F-TE85R
			1C4 1C4		314-0572 314-0585	IC AN8388SR SOP IC AN8388NSRBE1 SOP
			106	501	314-0573	IC PST529F MMP3P RESET IC
			X 1 X 4 X 7	101	230-5103 230-5104 230-5109	XTAL OSC 50.000MHZ JX0-7 XTAL OSC 16.9344MHz HC-49U CER OSC 4.19MHZ
			0 1 0 1		482-5191 482-5192	XSTR CHIP 2SC2812-5-CP-TB XSTR CHIP 2SC2812-6-CP-TB
			0 2 0 2	201 201	482-5191 482-5192	XSTR CHIP 2SC2812-5-CP-TB XSTR CHIP 2SC2812-6-CP-TB
			0 2 0 2		482-5191 482-5192	XSTR CHIP 2SC2812-5-CP-TB XSTR CHIP 2SC2812-6-CP-TB

Note:  $[S] \rightarrow SEGA CD II$  $[M] \rightarrow MEGA CD II$ 

	Circuit No.	Parts No.	Description		Circuit No.	Parts No.	Description			
	0 301 0 301 0 301	482-5193 482-5194 482-5195	XSTR 2SB963 M XSTR 2SB963 L XSTR 2SB963 K		R 220 R 221 R 222 R 223	476-1472-J-16 476-1472-J-16 476-1472-J-16	RES CHIP 4.7kOHM 1/16W 5% RES CHIP 4.7kOHM 1/16W 5%			
	0 302 0 302 0 302 0 302	482-5191 482-5192 482-5204 482-5205	XSTR CHIP 2SC2812-5-CP-TB XSTR CHIP 2SC2812-6-CP-TB XSTR CHIP 2SC4362 XSTR CHIP UN221L	[S] [S] [M] [M]	R 224 R 225 R 226 R 227	476-1222-J-16 476-1331-J-16 476-1222-J-16 476-1331-J-16 476-1750-J-16	RES CHIP 330 OHM 1/16W 5% RES CHIP 2.2kOHM 1/16W 5% RES CHIP 330 OHM 1/16W 5% RES CHIP 750HM 1/16W 5%			
	Q 401 Q 401	482-5196 482-5197	XSTR CHIP 2SC4362 XSTR CHIP UN221L XSTR 2SA1704 S-AN XSTR 2SA1704 T-AN		R 228 R 229 R 230	476-1750-J-16 476-1472-J-16	RES CHIP 4.7kOHM 1/16W 5% RES CHIP 750HM 1/16W 5% RES CHIP 4.7kOHM 1/16W 5%			
	Q 4Q2 Q 4Q2	482-5191 482-5192	XSTR CHIP 2SC2812-5-CP-TB XSTR CHIP 2SC2812-6-CP-TB		R 231 R 232 R 233	476-1472-J-16 476-1472-J-16	RES CHIP 4.7kOHM 1/16W 5% RES CHIP 4.7kOHM 1/16W 5% RES CHIP 4.7kOHM 1/16W 5%			
	BT101	401-0037	BATTERY ML2016-HS1 SANYO		R 234 R 235	476-1331-J-16	RES CHIP 4. 7kOHM 1/16W 5% RES CHIP 330 OHM 1/16W 5%			
	D 301 D 302 D 401 D 601	481-5119 481-5121 481-5120 481-5121	DIODE DSK10-ET1 DIODE GMB01-BT DIODE 1S2076RE DIODE GMB01-BT  LED LN88RPX  FILMAC TH30333MAT RES 0 OHM 1/4W RES 0 OHM 1/4W FILMAC TH30333MAT RES 0 OHM 1/4W RES 0 OHM 1/4W RES 0 OHM 1/4W RES 0 OHM 1/4W RES 0 OHM 1/4W RES 0 OHM 1/4W RES 0 OHM 1/4W RES 0 OHM 1/4W RES 0 OHM 1/4W RES 0 OHM 1/4W	[M]	R 236 R 237 R 238 R 239 R 240	476-1472-J-16 476-1332-J-16 476-1332-J-16 476-1332-J-16	RES CHIP 330 OHM 1/16W 5% RES CHIP 4.7kOHM 1/16W 5% RES CHIP 3.3kOHM 1/16W 5% RES CHIP 3.3kOHM 1/16W 5% RES CHIP 3.3kOHM 1/16W 5% RES CHIP 3.3kOHM 1/16W 5%			
	L0101	390-5449	LED LN88RPX		R 241 R 242 R 243	476-1750-J-16 476-1750-J-16 476-1152-J-16	RES CHIP 750HM 1/16W 5% RES CHIP 750HM 1/16W 5% RES CHIP 1.5kOHM 1/16W 5%			
	FLT505 FLT506 FLT507 FLT512	271-0058	FILMAC TH30333MAT RES 0 OHM 1/4W RES 0 OHM 1/4W FILMAC TH30333MAT		R 244 R 301 R 301	476-1122-J-16	RES CHIP 1. 2k0HM 1/16W 5%  RES CHIP 4. 7k0HM 1/16W 5% [S]			
	FLT516 FLT519 FLT520	479-5009 479-5009 479-5009	RES D OHM 1/4W RES D OHM 1/4W RES D OHM 1/4W		R 302 R 302	476-1162-J-16 NOT USED				
-	FLT522 FLT600 FLT601	479-5009 271-0059	FILMAC TX09500NBT		R 303 R 304	476-1162-J-16 476-1472-J-16				
	FLT602 FLT604 EMI202	479-5009	FILMAC TXO7520NBT RES 0 OHM 1/4W EMI FILTER STX222MB		R 401 R 402 R 403	476-1102-J-16 476-2100-J-10 476-1103-J-16	RES CHIP 10 OHM 1/10W 5%			
	EMI202 EMI203 EMI203 EMI204 EMI205 EMI206	479-5009 271-0007 479-5009 479-5009	RES 0 OHM 1/4W  RES 0 OHM 1/4W  RES 0 OHM 1/4W  RES 0 OHM 1/4W  RES 0 OHM 1/4W  RES 0 OHM 1/4W  RES 0 OHM 1/4W		R 404 R 405 R 406 R 407 R 408 R 409	476-1153-J-16 476-1102-J-16 476-1104-J-16 476-1103-J-16 476-1223-J-16	RES CHIP 15k0HM 1/16W 5% RES CHIP 15k0HM 1/16W 5% RES CHIP 10bk0HM 1/16W 5% RES CHIP 10bk0HM 1/16W 5% RES CHIP 10k0HM 1/16W 5% RES CHIP 22k0HM 1/16W 5% RES CHIP 22k0HM 1/16W 5%			
	FL301	271-0054	LINE FILTER CMO8RBO1		R 410 R 411	476-1101-J-16 476-1101-J-16	RES CHIP 100 OHM 1/16W 5% RES CHIP 100 OHM 1/16W 5%			
	F 301	514-5044	FUSE PICO II 25202.5 RADIAL		R 412	476-1222-J-16 476-1103-J-16	RES CHIP 10k0HM 1/16W 5%			
	R 101 R 102 R 103 R 104 R 105 R 106 R 107 R 108 R 109 R 130 R 131	476-1361-J-16 476-1472-J-16 476-1222-J-16 476-1473-J-16 476-1472-J-16 479-5007-J-16 479-5007-J-16 479-5007-J-16 479-5007-J-16 479-5007-J-16	RES CHIP 360 OHM 1/16W 5% RES CHIP 4.7kOHM 1/16W 5% RES CHIP 2.2kOHM 1/16W 5% RES CHIP 47kOHM 1/16W 5% RES CHIP 4.7kOHM 1/16W 5% RES CHIP 4.7kOHM 1/16W 5% RES CHIP 4.7kOHM 1/16W J RES CHIP 0 OHM 1/16W J		R 414 R 415 R 416 R 417 R 418 R 419 R 420 R 421 R 422 R 423 R 424 R 425	476-1182-J-16 476-1223-J-16 151-0421 479-5007-J-16 476-1184-J-16 476-1334-J-16 476-1224-J-16 476-1154-J-16 476-1153-J-16 476-1153-J-16 476-1393-J-16	RES CHIP 22kOHM 1/16W 5%  RES CHIP 330kOHM 1/16W 5%  CAP CER CHIP 4700PF/50V B K  RES CHIP 0 0HM 1/16W J  RES CHIP 180kOHM 1/16W 5%  RES CHIP 330kOHM 1/16W 5%  RES CHIP 220kOHM 1/16W 5%  RES CHIP 150kOHM 1/16W 5%  RES CHIP 15kOHM 1/16W 5%  RES CHIP 39kOHM 1/16W 5%  RES CHIP 39kOHM 1/16W 5%			
المسترقين والمراجعة والمراجعة والمراجعة والمراجعة والمراجعة والمراجعة والمراجعة والمراجعة والمراجعة والمراجعة	R 201 R 202 R 203 R 204 R 205 R 206 R 207 R 208 R 209 R 210 R 211 R 212 R 213 R 214 R 215 R 216 R 217 R 218 R 219	476-1162-J-16 476-1472-J-16 476-1472-J-16 476-1472-J-16 476-1472-J-16 476-1472-J-16 476-1472-J-16 476-1222-J-16 476-1222-J-16 476-1222-J-16 476-1222-J-16 476-1222-J-16 476-1331-J-16 476-1331-J-16 476-1331-J-16 476-1331-J-16 476-1331-J-16 476-1331-J-16 476-1331-J-16	RES CHIP 1.6k OHM 1/16W 5%		R 426 R 427 R 428 R 429 R 430 R 431 R 432 R 434 R 435 R 436 R 437 R 438 R 444 R 445 R 446 R 447 R 448	476-1472-J-16 476-1334-J-16 476-1514-J-16 476-1103-J-16 476-1323-J-16 476-1823-J-16 476-1823-J-16 476-1823-J-16 476-1104-J-16 476-1104-J-16 476-1104-J-16 476-1101-J-16 476-2100-J-10 476-1101-J-16 476-1101-J-16 476-1101-J-16 476-1103-J-16	RES CHIP 4.7kOHM 1/16W 5% RES CHIP 330kOHM 1/16W 5% RES CHIP 330kOHM 1/16W 5% RES CHIP 510kOHM 1/16W 5% RES CHIP 10kOHM 1/16W 5% RES CHIP 220kOHM 1/16W 5% RES CHIP 3.3kOHM 1/16W 5% RES CHIP 82kOHM 1/16W 5% RES CHIP 10HOHM 1/16W 5% RES CHIP 100kOHM 1/16W 5% RES CHIP 10kOHM 1/16W 5% RES CHIP 10 OHM 1/16W 5 RES CHIP 10 OHM 1/16W 5 RES CHIP 10 OHM 1/16W 5% RES CHIP 100 OHM 1/16W 5%			
4	Note: (S) $\rightarrow$ SEGA CD II  Note: All chip resistors and capacitors are 1.6 $\times$ 0.8 mm.  (M) $\rightarrow$ MEGA CD II									

Circuit No.	Parts No.	Description	Circuit No.	Parts No.	Description			
R 450 R 451	476-1333-J-16 476-1474-J-16	RES CHIP 33kOHM 1/16W 5% RES CHIP 470kOHM 1/16W 5%	VR403	475-0075	V.RES C TRM 2kOHM B RADIAL			
R 452 R 454	476-1103-J-16 476-2100-J-10	RES CHIP 10k0HM 1/16W 5% RES CHIP 10 OHM 1/10W 5%	RA101 RA102	477-0152 477-0152	RES PACK CP 8×4.7kOHM W/COMM RES PACK CP 8×4.7kOHM W/COMM			
R 456 R 465 R 468 R 469 R 470 R 471 R 472 R 473 R 474 R 477 R 477 R 480 R 481 R 482 R 483 R 486 R 486 R 487 R 489 R 490 R 491 R 492	476-2100-J-10 476-2100-J-10 476-1103-J-16	RES CHIP 10 0HM 1/10W 5% RES CHIP 10 0HM 1/10W 5% RES CHIP 10 0HM 1/16W 5% RES CHIP 10kOHM 1/16W 5% RES CHIP 47kOHM 1/16W 5% RES CHIP 47kOHM 1/16W 5% RES CHIP 68kOHM 1/16W 5%	C 001 C 104 C 105 C 109 C 110 C 113 C 114 C 115 C 120 C 122 C 126 C 127 C 130 C 131 C 133 C 135 C 137 C 138 C 137 C 138 C 138 C 137 C 138 C 138	151-0434 150-0439 151-0405 151-0405 151-0406 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 150-0439 151-0405 150-0439 151-0405 150-0439 151-0405 151-0405 151-0405	CAP CER CP 0. 1UF/0. 5V F Z CAP E 10UF/16V 20% CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 100PF/50V SL J CAP CER CP 0. 1UF/16V F Z CAP E 10UF/16V 20% CAP CER CP 100PF/50V SL J CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP E 10UF/16V 20% CAP CER CP 0. 1UF/16V F Z CAP E 10UF/16V 20% CAP CER CP 0. 1UF/16V F Z CAP E 10UF/16V 20% CAP CER CP 0. 1UF/16V F Z CAP E 10UF/16V 20% CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z			
R 493 R 494 R 495 R 496 R 497 R 498 R 601 R 602	476-2100-J-10 476-2100-J-10 476-2100-J-10	RES CHIP 10 OHM 1/10W 5%	C 201 C 206 C 207 C 208 C 209 C 210 C 211	150-0440 150-0439 150-0439 150-0439 150-0439 150-0439 151-0410	CAP E 100UF/6.3V 20% CAP E 10UF/16V 20% CAP CAP CAP CAP CAP CAP CAP CAP CAP CAP			
R 701 R 702 R 703 R 704 R 705 R 706 R 707 R 708 R 710 R 711 R 712 R 713 R 714 R 715 R 716 R 717	479-5007-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16 476-1330-J-16	RES CHIP 0 OHM 1/16W 5% RES CHIP 33 OHM 1/16W 5%	C 212 C 213 C 214 C 215 C 216 C 217 C 218 C 219 C 220 C 221 C 222 C 223 C 224 C 225 C 226 C 227 C 228 C 228	151-0410 151-0405 151-0401 151-0401 151-0405 151-0412 151-0405 150-0439 150-0439 150-0439 151-0413 151-0413 151-0411 151-0411 150-0439 150-0439 150-0439 151-0411	CAP CER CP 680PF/50V B K CAP CER CP 0. 1UF/16V F Z CAP CER CP 8200PF/50V B K CAP CER CP 8200PF/50V B K CAP CER CP 0. 1UF/16V F Z CAP CER CP 1200PF/50V B K CAP CER CP 1200PF/50V B K CAP CER CP 1200PF/50V B K CAP CER CP 0. 1UF/16V F Z CAP E 10UF/16V 20% CAP E 10UF/16V 20% CAP E 10UF/16V 20% CAP CER CP 2200PF/50V B K CAP CER CP 2200PF/50V B K CAP CER CP 8200PF/50V B K			
R 802	479-5007-J-16	RES CHIP O OHM 1/16W	C 232 C 233	150-0439 150-0439	CAP E 10UF/16V 20%  CAP E 10UF/16V 20%			
RB101 RB102 RB103 RB104 RB105 RB106 RB107 RB108	476-1221-J-16 476-1221-J-16 476-1221-J-16 476-1221-J-16 476-1221-J-16 476-1221-J-16 476-1221-J-16	RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5%	C 234 C 235 C 236 C 237 C 238 C 239 C 240	150-0439 150-0439 150-0439 150-0439 150-0440 150-0439 150-0439	CAP E 10UF/16V 20% CAP E 10UF/16V 20% CAP E 10UF/16V 20% CAP E 10UF/16V 20% CAP E 10UF/16V 20% CAP E 10UF/16V 20% CAP E 10UF/16V 20% CAP E 10UF/16V 20%			
RB109 RB110 RB111 RB112 RB113 RB114 RB115 RB116	476-1221-J-16 476-1221-J-16 476-1221-J-16 476-1221-J-16 476-1221-J-16 476-1221-J-16 476-1221-J-16	RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5% RES CHIP 220 OHM 1/16W 5%	C 301 C 302 C 303 C 304 C 305 C 306	150-0440 151-0405 150-0441 151-0405 150-0249 150-0440	CAP E 100UF/6. 3V 20% CAP CER CP 0. 1UF/16V F Z CAP E 1000UF/6. 3V 20% CAP CER CP 0. 1UF/16V F Z CAP E 330UF 16V U-TYPE CAP E 100UF/6. 3V 20%  CAP CER CP 0. 33UF/16V R K			
VR401 VR402	475-0073 475-0074	V. RES C TRM 20k0HM B RADIAL V. RES C TRM 5k0HM B RADIAL	C 403 C 404 C 406	150-0249 150-0440 150-0301	CAP E 330UF 16V U-TYPE CAP E 100UF/6. 3V 20% CAP E 470UF/6. 3V U-TYPE			

Note:  $[S] \rightarrow SEGA CD II$  $[M] \rightarrow MEGA CD II$ 

Note: All chip resistors and capacitors are  $1.6 \times 0.8$  mm.

Circuit No.	Parts No.	Description	Circuit No.	Par	ts No.		Description			
C 407	150-0329 150-0440 150-0440 150-0442 150-0443 150-0443 150-0016 150-0442 151-0415 151-0416 151-0417	CAP E 3. 3UF 50V U-TYPE CAP E 100UF/6. 3V 20% CAP E 100UF/6. 3V 20% CAP E 0. 47UF/50V 20% CAP E 22UF/6. 3V 20% CAP E 22UF/6. 3V 20% CAP E 1UF 50V CAP E 1UF 50V CAP CER CP 3900PF/50V B K CAP CER CP 5PF/50V CH C CAP CER CP 0. 033UF/50V B K CAP CER CP 0. 1UF/50V B K	CN406	212-5	212-5281 CONN E8G-701B-00					
C 408 C 409 C 410 C 411 C 412			SW401	510-5 250-5						
C 413 C 414 C 415			13-4. Accessories/Package List							
C 416 C 417 C 418			No.	Par	ts No.		Description			
C 419 C 420 C 421	151-0417 151-0419 151-0419	CAP CER CP 0.033UF/50V B K CAP CER CP 0.1UF/50V B K CAP CER CP 0.1UF/50V B K	1 1	610-5 610-5		ASSY CD ROM ASSY CD ROM	MDP ROAD AVEN GEN W/SEWER S	GER HARK	[M] [S]	
C 422 C 423 C 424 C 425	479-5007-J-16 151-0413 151-0419 151-0417	RES CHIP 0 0HM 1/16W J CAP CER CP 2200PF/50V B K CAP CER CP 0.1UF/50V B K CAP CER CP 0.033UF/50V B K	2 2 2	400-5	5100B 5100B-01 5122C	AC ADAPTOR AC ADAPTOR	AC120V/DC10V 1 AC120V/DC10V 1 AC230V/DC10V	. 2A 1. 2A (EXCEI	[S] [S] PT	
C 426 C 427	151-0417 151-0419	CAP CER CP 0. 033UF/50V B K CAP CER CP 0. 1UF/50V B K	2	400-5	5127A	AC ADAPTOR	AUSTRALIA & NE AC240V/DC10V 1			
C 428 C 429 C 430 C 431 C 432 C 433 C 436 C 438 C 439 C 444 C 447 C 444 C 447 C 450 C 450 C 450 C 453 C 453 C 453	151-0420 151-0419 151-0409 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405 151-0405	CAP CER CP 0. 056UF/50V B K CAP CER CP 0. 1UF/50V B K CAP CER CH!P 4700PF/50V B K CAP CER CP! 1000PF/50V B K CAP CER CP! 0. 033UF/50V B K CAP CER CP 0. 1UF/16V F Z CAP CER CP 24PF/50V CH J CAP CER CP 24PF/50V CH J CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 15PF/50V CH J CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z CAP CER CP 0. 1UF/16V F Z	2	400-5	5128A		JWAIT) AC240V/DC10V 1 _IA & NEWZEALA		[M] [M]	
			3 4 5 6 7 8 9	600-6 600-6 610-5 250-5 250-5 250-5 000-6	5204 5491 5346 5333 5329	AUDIO RCA CA ASSY SPACER HOLD PLATE S RETAINER BRA CONN PLATE A	NG CABLE W/COR NBLE L=2M UNIO. MEGA-CD2 EXPO: SPACER MEGA-CD: ACKET CD2 EXPO: A ACCESSORY CD: X ACCESSORY CD: X 10	N RT 2 A RT 2 EXP	[M]	
			11 11		3240-01E 3240-03	MA CTN MEGA-	-CD2 USA E(FOR -CD2 MULTI 418	MK-4101) 0	[S] [M]	
			11	671-3	3240-05	MA CTN SEGA-	(FOR MK-4180) MA CTN SEGA-CD2 CAN 4101-22			
			11	671-	3240-06	(FOR MK-410 MA CTN MEGA (FOR MK-4182	-CD2 MULTI 418	<b>B</b> 2	[S] [M]	
C 455 C 601	150-0016 151-0419	CAP CER CP 0.1UF/50V B K	12 12 12	672-1257 672-1332 672-1258-01		OPERATION M	PERATION MANUAL CD2 USA [ PERATION MANUAL CD2 CANADA [ PERATION MANUAL CD2 MULT: 01 [			
C 702	151-0437	CAP CER CP 150PF/50V CH J	13	671-3	3322-01	BOX & PACK SET CD2 USA				
C 703 C 704	151-0437 151-0437	CAP CER CP 150PF/50V CH J	13	671-3	3322-05		SET CD2 CAN 41	01-22	[S]	
C 705 C 706 C 707 C 708 C 709 C 710 C 711 C 712 C 713 C 714 C 715 C 716 C 717	151-0437 151-0437 151-0437 151-0437 151-0437 151-0437 151-0437 151-0437 151-0437 151-0437 151-0437 151-0437	CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J CAP CER CP 150PF/50V CH J	13	671-3322-03		(FOR MK-4101-22)   BOX & PACK SET CD2 MULT  4180			[S]	
			13	671-3	3322-06	(FOR MK-4180)   BOX & PACK SET CD2 MULTI 4182   (FOR MK-4182)		4182	[M] [M]	
			14 14	670-3211 670-4106 670-3311 670-3327					[S] [S]	
			15			GUARANTEE CARD CD2 MULT! (EXCEPT AUSTRALIA & NEWZEALAND) [M]				
			15			WARRANTY CARD OZISOFT AUS (FOR AUSTRALIA & NEWZEALAND) [M]			- 1	
C 903 C 920 C 921 C 922 C 923 C 930 C 931 C 933	150-0440 151-0438 151-0405 151-0439 151-0405 151-0405 151-0405	CAP E 100UF/6. 3V 20%  CAP CER CP 0. 022UF/25V B K  CAP CER CP 0. 1UF/16V F Z  CAP CER CP 47PF/50V CH J  CAP CER CP 47PF/50V CH J  CAP CER CP 0. 1UF/16V F Z  CAP CER CP 0. 1UF/16V F Z  CAP CER CP 0. 1UF/16V F Z	16 17 19 20 21 22	17 SGM-4245 19 SGM-4207 20 SGM-4220 21 670-3265		POLY BAG 300 × 550 × 0.05 EXP6 POLY BAG 200 × 310 × 0.05 EXP6 POLY BAG 70 × 100 × 0.05 POLY BAG 120 × 300 × 0.02 CROSS SELL POSTER GEN2 USA PLAY INSTR CDU SEWER SHARK CAN				
C 934	151-0405	CAP CER CP 0. 10F/16V F Z	NOTE: Accessory Provided							
CN101 CN201	209-5068 210-5114 210-5115 212-5378 212-5382 212-5379 212-5380	EOGE CONN 60PIN CD2 CUSTOM STEREO MINIJACK HSJ2000-01-010 RCA JACK YKC21-0242 DC JACK HECO470-01-630 PIN HEADER ST IL-S-12P-S2T2-EF CONN BASE 9P B9B-PH-K-S CONN BASE 8P B8B-PH-K-S	Model		MK-4101	MK-4101-22	MK-4180	MK-418		
CN202 CN301 CN403			Coun	try	USA	Canada	Except USA & Canada	Except USA, Cana & Kuwai	ada	
CN404 CN405			CD Sc	oft	-	Sewer Shark	Road Avenger		$\square$	

Note: All chip resistors and capacitors are  $1.6 \times 0.8$  mm.

Note:  $[S] \rightarrow SEGA CD II$ [M]  $\rightarrow MEGA CD II$ 

