HW3_Pipelined THUMB CPU

Handout: 2024/10/22

Due: 2024/11/05

The course web site has RTL codes of a pipelined microprocessor that can execute 16-bit THUMB instructions. The following lists the THUMB instruction encoding.

ictions. The following hats the 111	OIV.	ו עו	11311	uc	uon	CII	COC	11115	خ٠						
Instruction classes (indexed by op)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
LSL LSR	0	0	0	0	ор	immed5				Lm				Ld	
ASR	0	0	0	1	0	immed5				Lm				Ld	
ADD SUB	0	0	0	1	1	0	op		Lm			Ln			Ld
ADD SUB	0	0	0	1	1			ir	nmed3		Ln				Ld
MOV CMP	0	0	1	0	op	Ld/Ln				immed8					
ADD SUB	0	0	1	1	op		Ld					imm			
AND EOR LSL LSR	0	1	0	0	0	0	0	0	op			.m/Ls			Ld
ASR ADC SBC ROR	0	1	0	0	0	0	0	1	ор			m/Ls			Ld
TST NEG CMP CMN	0	1	0	0	0	0	1	0	op			Lm			Ld/Ln
ORR MUL BIC MVN	0	1	0	0	0	0	1	1	op	0		Lm			Ld
CPY Ld, Lm	0	1	0	0	0	1	1	0		0		Lm m &	,		Ld Ld
ADD MOV Ld, Hm ADD MOV Hd, Lm	0	1	0	0	0	1	op	0		0	Н	m ⊗ Lm	/	I	
ADD MOV Hd, Lm ADD MOV Hd, Hm	0	1	0	0	0	1	op	0		1	ш	m &	7		Id & 7 Id & 7
CMP	0	1	0	0	0	1	ор 0	1		1		m & '		- 1	Ln
CMP	0	1	0	0	0	1	0	1		0		Lm	,	F	In & 7
CMP	0	1	0	0	0	1	0	1		1		m & '	7		In & 7
BX BLX	0	1	0	0	0	1	1	1	op	-	Rn		<i>'</i>	0	0 0
LDR Ld, [pc, #immed*4]	0	1	0	0	1	-	Ld	-	o _P			imm	ed8		
STR STRH STRB LDRSB pre	0	1	0	1	0	01	_		Lm			Ln			Ld
LDR LDRH LDRB LDRSH pre	0	1	0	1	1	01	_		Lm	\dashv		Ln			Ld
STR LDR Ld, [Ln, #immed*4]	0	1	1	0	op			nmed				Ln			Ld
STRB LDRB Ld, [Ln, #immed]	0	1	1	1	op		immed5				Ln		Ld		
STRH LDRH Ld, [Ln, #immed*2]	1	0	0	0	op		in	nmed	5			Ln			Ld
													'		'
Instruction classes (indexed by op)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
STR LDR Ld, [sp, #immed*4]	1	0	0	1	ор		Ld					imr	ned8		
ADD Ld, pc, #immed*4	1	0	1	0	ор		Ld					imr	ned8		
ADD Ld, sp, #immed*4 ADD sp, #immed*4 SUB sp,	,	0	,	,		0	0							17	
#1mmed*4 SXTH SXTB UXTH UXTB	1	0	1	1	0	0	1	0	op		_	Lm	ımı	ned7	Ld
REV REV16 REVSH	1	0	1	1	1	0	1	0	01		-	Lm		-	Ld
PUSH POP	1	0	1	1	_	1	0	R	oj			regisi	tor li	ct	Lu
SETEND LE SETEND BE	1	0	1	1	0p	1	1	0	0	1	0	1	op	0	0 0
CPSIE CPSID	1	0	1	1	0	1	1	0	0	1	1	ор	0	a	i f
BKPT immed8	1	0	1	1	1	1	1	0		1			ned8		. ,
STMIA LDMIA Ln!, {register-list}	1	1	0	0	op	1	Ln					regist			
B <cond'> instruction_address+</cond'>	1	1	0	1	_	cond :	< 111	10	signed 8-bit offset			t			
4+offset*2 Undefined and expected to remain so	1	1	0	1	1	1	1	0	-						
SWI immed8	1	1	0	1	1	1	1	1					ned8		
B instruction_address+4+offset*2	1	1	1	0	0	Ė		-	signe	d 11	I-bit				
BLX ((instruction+4+	-	-	-						515110		· on	ojjeci			
(poff<<12)+offset*4) &~ 3) This must be preceded by a branch prefix	1	1	1	0	1	unsigned 10-bit offset					0				
instruction.															
This is the branch prefix instruction. It must be followed by a relative BL or BLX instruction.	1	1	1	1	0			signe	ed 11-l	oit p	orefix	offse	et po	f	
BL instruction+4+ (poff<<12)+ offset*2 This must be preceded by a	1	1	1	1	1			1	ınsigned 11-bit offset						
branch prefix instruction.															

1. Trace the given Verilog RTL codes of the 16-bit pipelined THUMB processor, and use the given testbench tb_thumb.v to verify the RTL code. Make necessary modifications for the

- codes to make them functionable in both RTL and gate-level.
- 2. In the original Verilog, all the four pipelined stages (IF stage, ID stage, EX stage, WB stage) are in a single module. Modify the code so that each pipelined stage is in a separate module, so that the critical path delay of each pipelined stage can be easily measured from the synthesis results of the Synopsys Design Compiler (DC).
- Generate three different synthesis results using different design constraints: area-optimized
 result, delay-optimized result, and in-between using different constraints in the Synopsys DC.
 Compare the differences of critical path delays, area, and power for the three different synthesis
 results.
- 4. Measure the critical path delay of each pipelined stage in the synthesis results. That is, for each synthesis result, you should measure the critical path delays for the four pipelined stages. And you should do the measurement for the three different synthesis results (area-optimized, delay-optimized, and in-between).
- 5. Use PrimeTime (PT) to measure the critical path delay and power by providing a sequence of inputs. Compare the delay and power with those obtained from Synospsy Design Compiler (DC). Fill in the following comparison table.

constraint	area		I	power				
		1 st	2 nd	3 rd	4 th	Critical	DC	PT
delay-opt						DC		
						(PT)		
area-opt								
In=betwen								

6. Perform automatic placement-and-routing for the THUMB CPU. Mark the four pipelined stages in the layout view.

References:

1. S. Lee, Advanced Digital Logic Design Using Verilog, State Machines, and Synthesis for FPGAs, Nelson, 2006. (Chap. 9: Verilog code of the pipelined 16-bit THUMB CPU; Appendix A: THUMB instructions)

Report Requirement

檔案請依以下格式繳交(100%)

HDL_HW3_MXXXXXXXXXXzip / HDL_HW3_BXXXXXXXXXzip

-rtl 資料夾

--thumb pipe.v (修正、切 4 pipeline stages: IF、ID、EX、WB) (10%)

```
-gate 資料夾(合成前述 thumb_pipe.v) (15%)
--area 資料夾
---thumb pipe area.v
---thumb pipe area.ddc
--- thumb pipe area.sdf
--- thumb pipe area.sdc
--delay 資料夾
---thumb pipe delay.v
---thumb pipe delay.ddc
--- thumb pipe delay.sdf
--- thumb pipe delay.sdc
--between 資料夾
---thumb_pipe_between.v
---thumb pipe between.ddc
--- thumb pipe between.sdf
--- thumb pipe between.sdc
-APR(35%)
-word 報告
--第一部分:
---rtl level 切 4 階 pipeline 的 testbench 波型圖一張(5%)
---gate level 切 4 階 pipeline 的 testbench 波型圖一張(5%)
---以上波型解釋(5%)
--第二部分:
---synthesis area information, individual critical path delays of each pipelined stage, power in both
      design compiler and PrimeTime 完成以下表格
---表格中,以 mid(in-between)合成結果之 area(x1)、各階 delay(x4)、power(DC、PT)(x2),
report 報告共 7 張截圖(15%)
--第三部分:
---APR 結果圖(5%)
--第四部分:
---心得(5%)
```