HDL HW1: Adder and Synthesis

HDL HW1 Outlines

- describe a 32-bit adder using 3 different modeling methods
 - dataflow, behavior, structure
 - repeated module instantiation in structural modeling
 - both un-stored output and stored output
- prepare testbench for RTL simulation
- synthesize into gate netlists using Synopsys Design Compiler (DC)
- post-synthesis gate-level simulation
- Lab slides for EDA tools
 - Verilog simulators (vcs, nc-Verilog, modelsim, ...)
 - Design compiler

adders in 3 modeling levels

structure (adder_structure)

- describe the structure of the adder \$\frac{1}{3}\$.
- composed of full-adder (FA) sub-modules
 - ✓ use Verilog built-in gate primitives (or, and, xor, ...) for FA design
- use duplicated module instantiation
 - ✓ use generate loop for repeated instantiation of same modules
- dataflow (adder_dataflow)
 - use assign with operators to describe the adder
- behavior (adder_behavior)
 - describe the adder inside always block
- use registers to store the output of the adder
 - use always @ (posedge clk) ... to implement the registers
 - might need module instantiation
 - ✓ module instance signal connection by order or by name

RCA with generate loop

- use generate loop to duplicate module instances
 - e.g. in FA-cascaded RCA
- or simple
 - array of instances

```
// structural level modeling
module RCA (sum, c out, a, b, c in);
output [3:0] sum;
output c out;
input [3:0] a, b;
input c in
wire c1, c2,c3;
// construct 4-bit adder fullladd4 from
// previously defined module fulladd
fulladd fa0 (sum[0], c1, a[0], b[0], c in);
fulladd fa1 (sum[1], c2, a[1], b[1], c1);
fulladd fa2 (sum[2], c3, a[2], b[2], c2);
fulladd fa3 (sum[3], c out, a[3], b[3], c3);
endmoudle
```

```
module RCA generate (sum, c out, a, b, c in);
parameter N=4;
output [N-1:0] sum;
output c out
input [N-1:0] a, b;
input c in;
wire [N:0] c;
assign c[0]=c in;
genvar i;
generate
  for (i=0; i<=N-1; i=i+1)
    begin: FA loop // block named "FA loop"
     fulladd fa (sum[i], c[i+1], a[i], b[i], c[i]);
     // fulladd FA_loop[0].fa ( sum[0], c[1], a[0], b[0], c[0] );
     // fulladd FA loop[1].fa ( sum[1], c[2], a[1], b[1], c[1] );
     // fulladd FA_loop[2].fa ( sum[2], c[3], a[2], b[2], c[2] );
     // fulladd FA_loop[3].fa ( sum[3], c[4], a[3], b[3], c[3] );
    end
endgenerate
// fulladd FA_loop[0:3] (sum[0:3], c[1:4], a[0:3], b[0:3], c[0:3]);
assign c out = c[N];
endmodule
```


logic synthesis (RTL -> gate netlists)

ASIC

- use Synopsys Design Compiler (DC) to synthesize the RTL adder description into gate-level
- try different synthesis constraints
 - ✓ area-optimized
 - √ delay-optimized
 - ✓ in-between
- trade-off between area and delay

FPGA

- flexible
- quick prototype
- in HW2



summary table


collect all synthesis results in a table for easy comparision

		Area (um²)		Delay	Power (W)			
		CL	SL	Total	(ns)	dynamic	leakage	total
adder_structure	delay							
	area							
	between							
adder_structure_reg	delay							
	area							
	between							
adder_dataflow	delay							
	area							
	between							
adder_dataflow_reg	delay							
	area							
	between							
adder_behavior	delay							
	area							
	between							
adder_behavior_reg	delay							
	area							
	between							

Supplement: Testbench

Testbench

- instantiate hardware design block
 - map input/output pins
- specify inputs
 - could directly in testbench, or
 - read from test vector files, or
 - randomly generate inputs




- apply test input test patterns and get output results
 - connect the specified inputs to the instantiated hardware
 - obtain the simulation outputs
- compare simulation outputs with expected results
 - expected could be from test vector file, or
 - generated using non-synthesizable codes in testbench


```
`timescale 1ns/100ps // time unit = 1ns, precision = 100ps
module test sub();
reg a, b, borrow in; // inputs to full sub struct
wire res, borrow out; // outputs of full sub struct
 reg expected res, expected bo; // expected results
 integer error count; // number of errors
## make connections to the unit under test (UUT)
 full sub struct U1 (res, borrow out, a, b, borrow نامر)
 initial begin // one-time execution block
  $display("Starting the test.");
  error count = 0;
  \{a, b, borrow in\} = 3'b000;
 end
 always begin // repeated execution block
           // wait for 10 * 1ns = 10ns
  #10:
  {expected bo, expected res} = a - b - borrow in;
  if ({expected bo, expected res} != {borrow out, res}) begin
   $display("Expected (%b, %b)!= actual (%b, %b) at time %0t.",
          expected bo, expected res, borrow out, res, $time);
   error count = error count + 1;
  end
  if ({a, b, borrow in} == 3'b111) begin
   #10 $display("Done with test.");
   $display("There were %0d errors.", error count);
   $finish;
  end
           // compute next test vector
  else
   \{a, b, borrow in\} = \{a, b, borrow in\} + 1;
 end // of main always block
```

endmodule

Test bench example

Test Bench Circuit





instantiate design, read test patterns, apply test patterns, and get results

```
module sillyfunction (input a, b, c, output y);
wire y = a \& b & c | a ^c | a ^c | a & c;
endmodule
module testbench ();
reg [3:0] testvectors[10000:0];
sillyfunction dut (a, b, c, y); // instantiate device under test
initial begin
   // system task $readmemb reads binary data from file
   $readmemb ("example.tv", testvectors); ...
end
always @(posedge clk) begin
   #1; {a, b, c, yexpected} = testvectors[vectornum];
        // assign inputs a, b, c; get output y ...
 end ...
```

```
// testvector
// fine name;
// example.tv
000 1
001 0
010 0
011 0
100 1
101 1
110 0
111 0
```

Random Number Generation (\$random)

- •Seed can be either reg, integer, or time variable
- •\$random returns a 32-bit signed integer

```
module test;
integer r_seed;
reg [31:0] addr; // input to ROM
wire [31:0] data; // output from ROM
reg [23:0] rand1, rand2;
ROM rom1 (data, addr);
initial r seed = 2; // arbitrarily define seed as 2, better use different seed values
always @ (posedge clock)
   addr = $random (r_seed); // generate random numbers of signed integer
   rand1 = $random % 60; // generate random number between -59 and 59
   rand2 = {$random} % 60; // random number between 0 and 59
// check output of ROM against expected results
endmodule
```

Types of Testbench

- access files for inputs and outputs
 - \$fscanf, \$readmemb, \$fdisplay, ...
 - need other programs (e.g., C, Python) to generate the input files of test patterns
 - need other programs to compare the simulation results in the output file
 - the previous example read test patterns and expected results from a file, and make comparision in the testbench
- generate inputs in testbench module
 - randomly generate input test patterns (e.g., \$random, ...)
 - could use non-synthesizable codes to generate expected results (e.g., real x, y, z 'assign z=x+y; // floating-pt. add)
 - compare simulation results with expected ones

```
timescale 1ns/10ps
                                 testbench.v
define CYCLE 50.0
define DATA NUM 100
`define FILE A "./a.txt"
                                         (1/2)
`define FILE_B "./b.txt"
`define FILE D "./d.txt"
module testbench();
                                         module FXP adder(
  integer file_a, file_b, file_d;
                                            input [31:0] a,
  req CLK = 0;
  reg RST = 0;
                                            input [31:0] b,
  reg [31:0] data_a [0:`DATA_NUM - 1];
                                            output [31:0] d);
  reg [31:0] data_b [0:`DATA_NUM - 1];
  reg [31:0] input_a;
                                            assign d = a + b;
  reg [31:0] input_b;
  wire [31:0] outcome;
                                         endmodule
  reg [31:0] answer;
  FXP_adder test_module( .a(input_a), .b(input_b), .d(outcome));
  //Post_sim 使用,在nc_post_syn.f 中define SDF_FILE與SDF_FILE路徑
  'ifdef SDF FILE
    initial $sdf_annotate(`SDF_FILE, test_module);
  `endif
  // 設定clock訊號
  always begin #(`CYCLE/2) CLK = ~CLK; end
  integer i, flag=0, error=0, garbage;
  //將file_a與file_b中資料存入data_a與data_b陣列中
  initial begin
    file_a = $fopen( `FILE_A , "r"); // file_a=$fopen("a.txt", "r");
    file_b = $fopen( `FILE_B , "r"); // file_b=$fopen("b.txt", "r");
    file_d = $fopen( `FILE_D , "w"); // file_d=$fopen("d.txt", "w");
    for (i = 0; i < `DATA_NUM; i=i+1)
    begin
      garbage = $fscanf(file_a, "%X", data_a[i]);
      garbage = $fscanf(file_b, "%X", data_b[i]);
    end
  end
```

```
initial begin
  //File approach
  $display("-----\n");
  $display("- FXP ADDER USE FILE
                                           -\n");
  $display("----\n"):
  CLK = 0:
  RST = 1:
  #(`CYCLE*2);
  RST = 0:
  for(i=0; i<`DATA NUM; i=i+1)</pre>
  begin
    input a = data a[i];
    input b = data b[i];
    answer = $signed(input_a) + $signed(input_b);
    #(`CYCLE);
    $fwrite(file d, "%X\n", outcome);
    if(answer!== outcome)
    begin
      error = error+1;
      if(1 || flag==0)
      begin
        $display("-----\n"):
        $display("Output error at #%d\n", i+1);
        $display("The input A is : %X\n", input_a);
        $display("The input B is : %X\n", input b);
        $display("The answer is : %X\n", answer);
        $display("Your module output: %X\n", outcome);
        $display("-----\n");
        flaq = 1:
      end //if flag
    end //if
  end //for
  if(flag==1)//if wrong
  begin
    $display("Total %4d error in %4d testdata.\n", error, i);
    $display("-----\n");
  end//if
  else
```

```
begin//if right
                                        testbench.v
  $\,\bar{\text{display("-----\n"):}}
  $display("All testdata correct!\n");
                                                (2/2)
  $display("----\n");
end//else
//random approach
$display("----\n");
$display("- FXP ADDER USE RANDOM
                                          -\n"):
$display("-----\n");
flag=0;
error=0;
CLK = 0:
RST = 1:
#(`CYCLE*2);
RST = 0:
for(i=0; i<`DATA NUM; i=i+1)</pre>
begin
  input a = $random % 2**31; //產生介於 -(2^31)-1到(2^31)-1的數
  input b = $random % 2**31;
  answer = $signed(input a) + $signed(input b);
  #(`CYCLE);
  if(answer!== outcome)
  begin
    error = error+1;
   if(1 || flag==0)
   begin
        $display("-----\n"):
        $display("Output error at #%d\n", i+1);
        $display("The input A is : %X\n", input_a);
        $display("The input B is : %X\n", input b);
        $display("The answer is : %X\n", answer);
        $display("Your module output: %X\n", outcome);
        $display("-----\n"):
       flag = 1;
    end //if flag
  end //if
end //for
```

```
if(flag==1)//if wrong
   begin
     $display("Total %4d error in %4d testdata.\n", error, i);
     $display("-----\n"):
   end//if
   else
   begin//if right
     $display("-----\n"):
     $display("All testdata correct!\n");
     $display("-----\n");
   end//else
 $fclose(file a);
  $fclose(file b);
 $fclose(file d);
  $finish:
  end
endmodule
 Input a.txt
              Input b.txt
                                  output d.txt
                    1 397b23c6
                                     1 08f06692d
     1 558b4567
                    2 52b34873
     2 51bc9869
                                     2 0a46fe0dc
     3 5a30dc51
                    3 2cc95cff
                                     3 086fa3950
     4 3568944a
                    4 50d558ec
                                     4 0863ded36
                   5 43687ccd
     5 318e1f29
                                     5 074f69bf6
                  6 47fed7ab
     6 3e9b58ba
                                     6 0869a3065
     7 373141f2
                  7 40b71efb
                                     7 077e860ed
                    8 5a45e146
     8 5ce2a9e3
                                     8 0b7288b29
                  9 4dd062c2
     9 485f007c
                                     9 0962f633e
                   10 46b127f8
    10 29200854
                                    10 06fd1304c
                   11 2f96e9e8
    11 2116231b
                                    11 050ad0d03
                   12 536f438d
                                    12 07c001174
    12 2890cde7
```

```
... // instantiate hardware
FXP_adder test_module ( .a(input_a), .b(input_b), .d(outcome));
... // read test patterns from files
file a = $fopen("a.txt", "r");
file b = $fopen("b.txt", "r");
file d = $fopen("c.txt", "w");
for (i = 0; i < 100; i=i+1) begin ...
 garbage = $fscanf (file_a, "%X", data_a[i]); // hexa-decimal format
 garbage = $fscanf (file b, "%X", data b[i]); ... end
... // compute expected answer, get hardware outputs and write to a file
for (i=0; i< 100; i=i+1) begin ...
 input a = data_a[i]; // apply test patterns to hardware inputs
 input b = data b[i];
 answer = $signed (input_a) + $signed(input_b);
 $fwrite (file d, "%X\n", outcome); ... end
... // an alternative of generating input test patterns randomly
for (i=0; i< 100; i=i+1) begin ...
  input a = $random % 2^{**}31; // between -2^{31} + 1 and 2^{31} - 1
  input b = \$random \% 2**31;
  answer = $signed (input_a) + $signed (input_b); ... end
```

15

System Task \$

- read from input
 - \$readmemb, \$readmemh
 - \$fscanf, \$fget. \$fread
- write to output
 - \$fopen, \$fclose
 - \$display, \$strobe, \$monitor, \$write
 - \$fdisplay, \$fstrobe, \$fmonitor, \$fwrite
- random generator
 - \$random
- suspend (\$stop) or finish (\$finish) simulation
- conversion functions
 - \$signed, \$unsigned

Compiler Directives ` (back quote)

'define

```
    define text macro for later text macro substitution

'define WORD SIZE 32
// used as `WORD SIZE in the code such as
// wire [`WORD_SIZE-1:0] a, b, c;
```

include

- include another Verilog file, e.g., `include header.v //include the file header.v
- `ifdef
 - conditional compilation `ifdef TEST module test; // compile module test only if text macro TEST // is defined using `define TEST

`timescale

`timescale 100ns/1ns