

HW3_Pipelined THUMB CPU

Handout: 2024/10/22

Due: 2024/11/05

The course web site has RTL codes of a pipelined microprocessor that can execute 16-bit THUMB instructions. The following lists the THUMB instruction encoding.

Instruction classes (indexed by *op*)

LSL | LSR
ASR
ADD | SUB
ADD | SUB
MOV | CMP
ADD | SUB
AND | EOR | LSL | LSR
ASR | ADC | SBC | ROR
TST | NEG | CMP | CMN
ORR | MUL | BIC | MVN
CPY Ld, Lm
ADD | MOV Ld, Hm
ADD | MOV Hd, Lm
ADD | MOV Hd, Hm
CMP
CMP
CMP
BX | BLX
LDR Ld, [pc, #immed*4]
STR | STRH | STRB | LDRSB *pre*
LDR | LDRH | LDRB | LDRSH *pre*
STR | LDR Ld, [Ln, #immed*4]
STRB | LDRB Ld, [Ln, #immed]
STRH | LDRH Ld, [Ln, #immed*2]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0	0	0	0	0	<i>op</i>	<i>immed5</i>			<i>Lm</i>		<i>Ld</i>			
0	0	0	1	0	<i>immed5</i>			<i>Lm</i>		<i>Ld</i>				
0	0	0	1	1	0	<i>op</i>	<i>Lm</i>		<i>Ln</i>		<i>Ld</i>			
0	0	0	1	1	1	<i>op</i>	<i>immed3</i>		<i>Ln</i>		<i>Ld</i>			
0	0	1	0	<i>op</i>	<i>Ld/Ln</i>			<i>immed8</i>						
0	0	1	1	<i>op</i>	<i>Ld</i>			<i>immed8</i>						
0	1	0	0	0	0	0	0	<i>op</i>	<i>Lm/Ls</i>		<i>Ld</i>			
0	1	0	0	0	0	0	1	<i>op</i>	<i>Lm/Ls</i>		<i>Ld</i>			
0	1	0	0	0	0	0	1	0	<i>op</i>	<i>Lm</i>		<i>Ld/Ln</i>		
0	1	0	0	0	0	0	1	1	<i>op</i>	<i>Lm</i>		<i>Ld</i>		
0	1	0	0	0	0	1	1	0	0	0	<i>Lm</i>	<i>Ld</i>		
0	1	0	0	0	0	1	<i>op</i>	0	0	1	<i>Hm & 7</i>	<i>Ld</i>		
0	1	0	0	0	0	1	<i>op</i>	0	1	0	<i>Lm</i>	<i>Hd & 7</i>		
0	1	0	0	0	0	1	<i>op</i>	0	1	1	<i>Hm & 7</i>	<i>Hd & 7</i>		
0	1	0	0	0	0	1	0	1	0	1	<i>Hm & 7</i>	<i>Ln</i>		
0	1	0	0	0	0	1	0	1	1	0	<i>Lm</i>	<i>Hn & 7</i>		
0	1	0	0	0	0	1	0	1	1	1	<i>Hm & 7</i>	<i>Hn & 7</i>		
0	1	0	0	0	0	1	1	1	<i>op</i>	<i>Rm</i>		0	0	0
0	1	0	0	1	<i>Ld</i>			<i>immed8</i>						
0	1	0	1	0	<i>op</i>	<i>Lm</i>			<i>Ln</i>		<i>Ld</i>			
0	1	0	1	1	<i>op</i>	<i>Lm</i>			<i>Ln</i>		<i>Ld</i>			
0	1	1	1	0	<i>op</i>	<i>immed5</i>			<i>Ln</i>		<i>Ld</i>			
0	1	1	1	1	<i>op</i>	<i>immed5</i>			<i>Ln</i>		<i>Ld</i>			
1	0	0	0	0	<i>op</i>	<i>immed5</i>			<i>Ln</i>		<i>Ld</i>			

Instruction classes (indexed by *op*)

STR | LDR Ld, [sp, #immed*4]
ADD Ld, pc, #immed*4 |
ADD Ld, sp, #immed*4
ADD sp, #immed*4 | SUB sp, #immed*4
SXTB | SXTB | UXTH | UXTH
REV | REV16 | | REVSH
PUSH | POP
SETEND LE | SETEND BE
CPSIE | CPSID
BKPT *immed8*
STMIA | LDMIA Ln!, {register-list}
B<cond> instruction_address+4+offset*2
Undefined and expected to remain so
SWI *immed8*
B instruction_address+4+offset*2
BLX ((instruction+4+(poff<<12)+offset*4) &~ 3)
This must be preceded by a branch prefix instruction.
This is the branch prefix instruction. It must be followed by a relative BL or BLX instruction.
BL instruction+4+ (poff<<12)+offset*2 This must be preceded by a branch prefix instruction.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1	0	0	1	<i>op</i>	<i>Ld</i>			<i>immed8</i>							
1	0	1	0	<i>op</i>	<i>Ld</i>			<i>immed8</i>							
1	0	1	1	0	0	0	0	<i>op</i>	<i>immed7</i>						
1	0	1	1	0	0	1	0	<i>op</i>	<i>Lm</i>			<i>Ld</i>			
1	0	1	1	1	0	0	1	0	<i>op</i>	<i>Lm</i>			<i>Ld</i>		
1	0	1	1	<i>op</i>	1	0	<i>R</i>	<i>register_list</i>							
1	0	1	1	0	1	1	0	0	1	0	1	<i>op</i>	0	0	0
1	0	1	1	0	1	1	0	0	1	1	<i>op</i>	0	<i>a</i>	<i>i</i>	<i>f</i>
1	0	1	1	1	1	1	1	0	<i>immed8</i>						
1	1	0	0	<i>op</i>	<i>Ln</i>			<i>register_list</i>							
1	1	0	1	<i>cond</i> < 1110				signed 8-bit offset							
1	1	0	1	1	1	1	0	<i>x</i>							
1	1	0	1	1	1	1	1	<i>immed8</i>							
1	1	1	0	0	signed 11-bit <i>offset</i>										
1	1	1	0	1	unsigned 10-bit <i>offset</i>										0
1	1	1	1	0	signed 11-bit prefix offset <i>poff</i>										
1	1	1	1	1	unsigned 11-bit <i>offset</i>										

- Trace the given Verilog RTL codes of the 16-bit pipelined THUMB processor, and use the given testbench tb_thumb.v to verify the RTL code. Make necessary modifications for the

codes to make them functionable in both RTL and gate-level.

2. In the original Verilog, all the four pipelined stages (IF stage, ID stage, EX stage, WB stage) are in a single module. Modify the code so that each pipelined stage is in a separate module, so that the critical path delay of each pipelined stage can be easily measured from the synthesis results of the Synopsys Design Compiler (DC).
3. Generate three different synthesis results using different design constraints: area-optimized result, delay-optimized result, and in-between using different constraints in the Synopsys DC. Compare the differences of critical path delays, area, and power for the three different synthesis results.
4. Measure the critical path delay of each pipelined stage in the synthesis results. That is, for each synthesis result, you should measure the critical path delays for the four pipelined stages. And you should do the measurement for the three different synthesis results (area-optimized, delay-optimized, and in-between).
5. Use PrimeTime (PT) to measure the critical path delay and power by providing a sequence of inputs. Compare the delay and power with those obtained from Synopsys Design Compiler (DC). Fill in the following comparison table.

constraint	area	Delay (DC)					power	
		1 st	2 nd	3 rd	4 th	Critical	DC	PT
delay-opt						DC (PT)		
area-opt								
In=betwen								

6. Perform automatic placement-and-routing for the THUMB CPU. Mark the four pipelined stages in the layout view.

References:

1. S. Lee, *Advanced Digital Logic Design Using Verilog, State Machines, and Synthesis for FPGAs*, Nelson, 2006. (Chap. 9: Verilog code of the pipelined 16-bit THUMB CPU; Appendix A: THUMB instructions)

Report Requirement

檔案請依以下格式繳交(100%)

HDL_HW3_MXXXXXXXXX.zip / HDL_HW3_BXXXXXXXXX.zip

-rtl 資料夾

--thumb_pipe.v (修正、切 4 pipeline stages : IF、ID、EX、WB) (10%)

-gate 資料夾(合成前述 thumb_pipe.v) (15%)

--area 資料夾

---thumb_pipe_area.v

---thumb_pipe_area.ddc

--- thumb_pipe_area.sdf

--- thumb_pipe_area.sdc

--delay 資料夾

---thumb_pipe_delay.v

---thumb_pipe_delay.ddc

--- thumb_pipe_delay.sdf

--- thumb_pipe_delay.sdc

--between 資料夾

---thumb_pipe_between.v

---thumb_pipe_between.ddc

--- thumb_pipe_between.sdf

--- thumb_pipe_between.sdc

-APR(35%)

-word 報告

--第一部分:

---rtl level 切 4 階 pipeline 的 testbench 波型圖一張(5%)

---gate level 切 4 階 pipeline 的 testbench 波型圖一張(5%)

---以上波型解釋(5%)

--第二部分:

---synthesis area information, individual critical path delays of each pipelined stage , power in both design compiler and PrimeTime 完成以下表格

---表格中，以 mid(in-between)合成結果之 area(x1)、各階 delay(x4)、power(DC、PT)(x2)，report 報告共 7 張截圖(15%)

--第三部分:

---APR 結果圖(5%)

--第四部分:

---心得(5%)