

1.



D flip flop Design

module d_ff(input clk, input d, output reg [3:0] q);

```
always @ (posedge clk)
    q \le d;
endmodule
testbench:
module d_ff_tb();
  reg clk;
  reg d;
  wire [3:0] q;
  always #5 clk = ~clk;
  d\_ff \ d\_ff\_test(.clk(clk), \ .d(d), \ .q(q));
  initial begin
    clk = 0;
    d = 0;
    #10;
    d = 1;
    #10;
    d = 0;
    #10;
    d = 1;
    #10;
    d = 0;
    #10;
    $finish;
  end
  initial begin
    $display("Time(ns) clk d q");
    $monitor("%0d %b %b", $time, clk, d, q);
  end
```




D flip flop con write enable y reset

Asíncrono:

#10; we =0; d = 1;

```
// d flip flop con WE y RESET asíncrono
module d_ff_we(input clk, input [3:0] d, input we, input reset, output reg [3:0] q);
  // asynchronous reset
     always @(posedge clk or posedge reset)
    if (reset)
       q \le 0;
     else if (we)
                    // write habilita la escritura
        q \le d;
endmodule
testbench:
module dff_we_tb();
  reg clk;
  reg d;
  wire [3:0] q;
  reg we;
  reg reset;
  always #5 clk = ~clk;
  d_ff_we d_ff_test(.clk(clk), .d(d), .q(q), .we(we), .reset(reset));
  initial begin
    clk = 0;
    d = 0;
    we = 1;
     reset = 0;
```

```
reset = 1;
  #10;
  reset =0;
  we=1;
  d = 0;
  #10;
  d = 1;
  #10;
  d = 0;
  #10;
  reset = 1;
  #10
  d = 1;
  $finish;
end
initial begin
  $display("Time(ns) clk d q");
  $monitor("%0d %b %b", $time, clk, d, q);
end
```




Síncrono:

```
// d flip flop con WE y RESET síncrono
module d_ff_we_s(input clk, input [3:0] d, input we, input reset, output reg [3:0] q);
// asynchronous reset
always @(posedge clk)
   if (reset)
```

```
q \le 0;
    else if (we)
                  // write habilita la escritura
        q \le d;
endmodule
testbench:
module dff_we_tb();
  reg clk;
  reg [3:0] d;
  wire [3:0] q;
  reg we;
  reg reset;
  always #5 clk = ~clk;
  d_ff_we_s d_ff_test(.clk(clk), .d(d), .q(q), .we(we), .reset(reset));
  initial begin
    clk = 0;
    d = 1;
    we = 1;
    reset = 0;
    #10;
    we =0;
    d = 0;
    reset = 1;
    #10;
    reset =0;
    we=1;
    d = 1;
    #10;
    d = 0;
    reset = 1;
    #10;
    d = 1;
    #10;
    reset = 1;
    d=0;
    #10;
    d = 1;
    $finish;
```

```
end
initial begin
$display("Time(ns) clk d q");
$monitor("%0d %b %b %b", $time, clk, d, q);
end
```





JK Flip flop (con reset y we)

```
// síncrono
module jk_ff (
  input clk,
  input reset,
  input we,
  input j,
  input k,
  output reg q
);
  always @(posedge clk or posedge reset) begin
    if (reset)
       q <= 0; // Reset the output to 0
     else if (we)
       if (j == 0 \&\& k == 0)
          q <= q; // No change
       else if (j == 0 \&\& k == 1)
          q <= 0; // Reset
       else if (j == 1 \&\& k == 0)
          q <= 1; // Set
       else if (j == 1 \&\& k == 1)
          q \le q; // Toggle
     end
```

testbench:

```
module jk_ff_tb;
  reg clk, j, k, reset, we;
  wire q;
  jk_ff jk (
     .clk(clk),
     .j(j),
     .k(k),
     .reset(reset),
     .we(we),
     (p)p.
  );
  always #5 clk = ~clk;
  initial begin
     clk = 0; j = 0; k = 0; reset = 0; we = 1;
     #2 reset = 1;
     #5 reset = 0;
     #10 j = 1; k = 0;
     // Reset (J=0, K=1) con we=0 => no debe cambiar q
     #10 j = 0; k = 1; we = 0;
     #10 \text{ we} = 1; j = 1; k = 1;
     #10 j = 0; k = 0;
     #10 reset = 1;
     #5 reset = 0;
     #20 $finish;
  end
```





JK flip flop usando un D Flip flop

odule jk_using_d (

```
input clk,
  input j,
  input k,
  input reset,
  output reg q
);
  wire d;
  assign d = (j & \simq) | (\simk & q); // D = J·\simQ + \simK·Q
  always @(posedge clk or posedge reset) begin
     if (reset)
       q \le 0;
     else
        q \le d;
  end
endmodule
Testbench
`timescale 1ns / 1ps
module jk_using_d_tb;
  reg clk, j, k, reset;
  wire q;
  jk_using_d jk (.clk(clk), .j(j), .k(k), .reset(reset), .q(q));
  always #5 clk = \simclk;
  initial begin
     clk = 0; j = 0; k = 0; reset = 0;
     #3 reset = 1;
     #5 \text{ reset} = 0;
     #10 j = 1; k = 0; // Set
     #10 j = 0; k = 1; // Reset
     #10 j = 1; k = 1; // Toggle
     #10 j = 0; k = 0; // Hold
     #10 reset = 1;
     #5 reset = 0;
     #10 $finish;
  end
```



D flip flop usando un JK flip flop

```
module d_using_jk (
  input clk,
  input d,
  input reset,
  output reg q
);
  wire j, k;
  assign j = d;
  assign k = \sim d;
  always @(posedge clk or posedge reset) begin
    if (reset)
       q \le 0;
    else begin
       if (j == 0 \&\& k == 0)
          q <= q; // No change
       else if (j == 0 \&\& k == 1)
          q <= 0; // Reset
       else if (j == 1 \&\& k == 0)
          q <= 1; // Set
       else if (j == 1 \&\& k == 1)
          q \le q; // Toggle
     end
  end
```

endmodule

```
testbench:
module d_using_jk_tb;
  reg clk, d, reset;
  wire q;
  d\_using\_jk\ d\_jktest(.clk(clk),\ .d(d),\ .reset(reset),\ .q(q));
  always #5 clk = ~clk;
  initial begin
     clk = 0; d = 0; reset = 0;
     #3 reset = 1;
     #5 reset = 0;
     #10 d = 1;
     #10 d = 0;
     #10 d = 1;
     #10 d = 1;
     #10 d = 0;
     #10 reset = 1;
     #5 reset = 0;
     #10 $finish;
```

end

