## 50 μA, 550 kHz Rail-to-Rail Op Amp

#### **Features**

- Gain Bandwidth Product: 550 kHz (typical)
- Supply Current: I<sub>O</sub> = 50 μA (typical)
- Supply Voltage: 1.8V to 5.5V
- Rail-to-Rail Input/Output
- Extended Temperature Range: -40°C to +125°C
- Available in 5-pin SC-70 and SOT-23 packages


## **Applications**

- Automotive
- Portable Equipment
- Photodiode (Transimpedance) Amplifier
- Analog Filters
- · Notebooks and PDAs
- · Battery-Powered Systems

### **Design Aids**

- · SPICE Macro Models
- Mindi™ Circuit Designer & Simulator
- · Microchip Advanced Part Selector (MAPS)
- · Analog Demonstration and Evaluation Boards
- Application Notes


## **Typical Application**



#### **Description**

The Microchip Technology Inc. MCP6241/1R/1U/2/4 operational amplifiers (op amps) provide wide bandwidth for the quiescent current. The MCP6241/1R/1U/2/4 has a 550 kHz gain bandwidth product and 68° (typical) phase margin. This family operates from a single supply voltage as low as 1.8V, while drawing 50  $\mu$ A (typical) quiescent current. In addition, the MCP6241/1R/1U/2/4 family supports rail-to-rail input and output swing, with a common mode input voltage range of  $V_{DD}$  + 300 mV to  $V_{SS}$  – 300 mV. These op amps are designed in one of Microchip's advanced CMOS processes.

## **Package Types**



NOTES:

# 1.0 ELECTRICAL CHARACTERISTICS

## **Absolute Maximum Ratings †**

V <sub>DD</sub> – V <sub>SS</sub>
Current at Analog Input Pins (V <sub>IN</sub> +, V <sub>IN</sub> -)±2 mA
Analog Inputs (V <sub>IN</sub> +, V <sub>IN</sub> -) †† $V_{SS}$ – 1.0V to $V_{DD}$ + 1.0V
All Other Inputs and Outputs $\mbox{V}_{\mbox{SS}} - 0.3 \mbox{V}$ to $\mbox{V}_{\mbox{DD}}$ + $0.3 \mbox{V}$
Difference Input Voltage $ V_{DD} - V_{SS} $
Output Short Circuit CurrentContinuous
Current at Output and Supply Pins±30 mA
Storage Temperature65° C to +150°C
Maximum Junction Temperature (T <sub>J</sub> )+150°C
ESD Protection On All Pins (HBM; MM) $\geq$ 4 kV; 300V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2 "Input Voltage and Current Limits".

## DC ELECTRICAL CHARACTERISTICS

<b>Electrical Characteristics</b> : Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8$ V to +5.5V, $V_{SS} = GND$ , $V_{CM} = V_{DD}/2$ , $R_L = 100$ kΩ to $V_{DD}/2$ and $V_{OUT} \approx V_{DD}/2$ .							
Parameters	Sym	Min	Тур	Max	Units	Conditions	
Input Offset						•	
Input Offset Voltage	Vos	-5.0	_	+5.0	mV	$V_{CM} = V_{SS}$	
Extended Temperature	V <sub>OS</sub>	-7.0	_	+7.0	mV	T <sub>A</sub> = -40°C to +125°C, V <sub>CM</sub> = V <sub>SS</sub> ( <b>Note 1</b> )	
Input Offset Drift with Temperature	$\Delta V_{OS}/\Delta T_{A}$	_	±3.0	_	μV/°C	$T_A$ = -40°C to +125°C, $V_{CM} = V_{SS}$	
Power Supply Rejection	PSRR	_	83	_	dB	$V_{CM} = V_{SS}$	
Input Bias Current and Impedan	се						
Input Bias Current:	I <sub>B</sub>	_	±1.0	_	pА		
At Temperature	I <sub>B</sub>	_	20	_	pА	$T_A = +85^{\circ}C$	
At Temperature	I <sub>B</sub>	_	1100	_	pА	$T_A = +125^{\circ}C$	
Input Offset Current	Ios		±1.0	_	pА		
Common Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   6	_	$\Omega  pF$		
Differential Input Impedance	Z <sub>DIFF</sub>		10 <sup>13</sup>   3	_	$\Omega  pF$		
Common Mode							
Common Mode Input Range	$V_{CMR}$	$V_{SS} - 0.3$		$V_{DD} + 0.3$	V		
Common Mode Rejection Ratio	CMRR	60	75	_	dB	$V_{CM} = -0.3V$ to 5.3V, $V_{DD} = 5V$	
Open-Loop Gain							
DC Open-Loop Gain (large signal)	A <sub>OL</sub>	90	110	_	dB	$V_{OUT} = 0.3V$ to $V_{DD} - 0.3V$ , $V_{CM} = V_{SS}$	
Output							
Maximum Output Voltage Swing	V <sub>OL</sub> , V <sub>OH</sub>	V <sub>SS</sub> + 35	_	V <sub>DD</sub> – 35	mV	$R_L = 10 \text{ k}\Omega, 0.5 \text{V Input}$ Overdrive	
Output Short-Circuit Current	I <sub>SC</sub>	_	±6	_	mA	V <sub>DD</sub> = 1.8V	
	I <sub>SC</sub>		±23		mA	V <sub>DD</sub> = 5.5V	
Power Supply							
Supply Voltage	$V_{DD}$	1.8		5.5	V		
Quiescent Current per Amplifier	ΙQ	30	50	70	μΑ	$I_{O} = 0$ , $V_{CM} = V_{DD} - 0.5V$	

**Note 1:** The SC-70 package is only tested at +25°C.

#### **AC ELECTRICAL CHARACTERISTICS**

<b>Electrical Characterist</b>	cs: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8$ to 5.5V, $V_{SS} = GND$ , $V_{CM} = V_{DD}/2$ ,
$V_{OUT} \approx V_{DD}/2$ , $R_L = 10 \text{ k}$	$\Omega$ to V <sub>DD</sub> /2 and C <sub>L</sub> = 60 pF.

Parameters	Sym	Min	Тур	Max	Units	Conditions
AC Response						
Gain Bandwidth Product	GBWP	_	550	_	kHz	
Phase Margin	PM	_	68	_	٥	G = +1 V/V
Slew Rate	SR	_	0.30	_	V/µs	
Noise						
Input Noise Voltage	E <sub>ni</sub>	_	10	_	$\mu V_{P-P}$	f = 0.1 Hz to 10 Hz
Input Noise Voltage Density	e <sub>ni</sub>	_	45	_	nV/√Hz	f = 1 kHz
Input Noise Current Density	i <sub>ni</sub>	_	0.6	_	fA/√Hz	f = 1 kHz


### **TEMPERATURE CHARACTERISTICS**

<b>Electrical Characteristics:</b> Unless otherwise indicated, $V_{DD} = +1.8V$ to +5.5V and $V_{SS} = GND$ .								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Extended Temperature Range	T <sub>A</sub>	-40		+125	°C			
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	(Note)		
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 5L-SC70	$\theta_{JA}$	_	331	_	°C/W			
Thermal Resistance, 5L-SOT-23	$\theta_{JA}$	_	256	_	°C/W			
Thermal Resistance, 8L-DFN (2x3)	$\theta_{JA}$	_	84.5	_	°C/W			
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	_	206	_	°C/W			
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	_	85	_	°C/W			
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	_	163	_	°C/W			
Thermal Resistance, 14L-PDIP	$\theta_{JA}$	_	70	_	°C/W			
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	120	_	°C/W			
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W			


Note: The internal Junction Temperature (T<sub>J</sub>) must not exceed the Absolute Maximum specification of +150°C.

### 1.1 Test Circuits

The test circuits used for the DC and AC tests are shown in Figure 1-1 and Figure 1-2. The bypass capacitors are laid out according to the rules discussed in **Section 4.6 "PCB Surface Leakage"**.



**FIGURE 1-1:** AC and DC Test Circuit for Most Non-Inverting Gain Conditions.



**FIGURE 1-2:** AC and DC Test Circuit for Most Inverting Gain Conditions.

### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.





FIGURE 2-1: Input Offset Voltage.



**FIGURE 2-2:** PSRR, CMRR vs. Frequency.






FIGURE 2-3: Input Bias Current at +85°C.



**FIGURE 2-4:** CMRR, PSRR vs. Ambient Temperature.



**FIGURE 2-5:** Open-Loop Gain, Phase vs. Frequency.




FIGURE 2-6: Input Bias Current at +125°C.






FIGURE 2-7: Input Noise Voltage Density vs. Frequency.



**FIGURE 2-8:** Input Offset Voltage vs. Common Mode Input Voltage at  $V_{DD} = 1.8V$ .



**FIGURE 2-9:** Input Offset Voltage vs. Common Mode Input Voltage at  $V_{DD} = 5.5V$ .




FIGURE 2-10: Input Offset Voltage Drift.





FIGURE 2-11: Input Offset Voltage vs. Output Voltage.



**FIGURE 2-12:** Output Short-Circuit Current vs. Ambient Temperature.







FIGURE 2-13: Slew Rate vs. Ambient Temperature.




**FIGURE 2-14:** Output Voltage Headroom vs. Output Current Magnitude.




**FIGURE 2-15:** Maximum Output Voltage Swing vs. Frequency.




**FIGURE 2-16:** Small-Signal, Non-Inverting Pulse Response.



**FIGURE 2-17:** Large-Signal, Non-Inverting Pulse Response.



**FIGURE 2-18:** Quiescent Current vs. Power Supply Voltage.



**FIGURE 2-19:** Measured Input Current vs. Input Voltage (below  $V_{SS}$ ).

#### 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1 (single op amps) and Table 3-2 (dual and quad op amps).

TABLE 3-1: PIN FUNCTION TABLE FOR SINGLE OP AMPS

	MCP6241		MCP6241R	MCP6241U		
DFN	MSOP, PDIP, SOIC	SOT-23-5	SOT-23-5	SOT-23-5, SC-70	Symbol	Description
6	6	1	1	4	V <sub>OUT</sub>	Analog Output
2	2	4	4	3	V <sub>IN</sub> -	Inverting Input
3	3	3	3	1	V <sub>IN</sub> +	Non-inverting Input
7	7	5	2	5	$V_{DD}$	Positive Power Supply
4	4	2	5	2	$V_{SS}$	Negative Power Supply
1, 5, 8	1, 5, 8		_	_	NC	No Internal Connection
9	_		_	_	EP	Exposed Thermal Pad (EP); must be connected to V <sub>SS</sub> .

TABLE 3-2: PIN FUNCTION TABLE FOR DUAL AND QUAD OP AMPS

MCP6242	MCP6244	Cumbal	Description		
MSOP, PDIP, SOIC	PDIP, SOIC, TSSOP	Symbol	Description		
1	1	V <sub>OUTA</sub>	Analog Output (op amp A)		
2	2	V <sub>INA</sub> -	Inverting Input (op amp A)		
3	3	V <sub>INA</sub> +	Non-inverting Input (op amp A)		
8	4	$V_{DD}$	Positive Power Supply		
5	5	V <sub>INB</sub> +	Non-inverting Input (op amp B)		
6	6	V <sub>INB</sub> -	Inverting Input (op amp B)		
7	7	V <sub>OUTB</sub>	Analog Output (op amp B)		
_	8	V <sub>OUTC</sub>	Analog Output (op amp C)		
_	9	V <sub>INC</sub> -	Inverting Input (op amp C)		
_	10	V <sub>INC</sub> +	Non-inverting Input (op amp C)		
4	11	V <sub>SS</sub>	Negative Power Supply		
_	12	V <sub>IND</sub> +	Non-inverting Input (op amp D)		
	13	V <sub>IND</sub> -	Inverting Input (op amp D)		
_	14	V <sub>OUTD</sub>	Analog Output (op amp D)		

#### 3.1 Analog Outputs

The output pins are low-impedance voltage sources.

## 3.2 Analog Inputs

The non-inverting and inverting inputs are highimpedance CMOS inputs with low bias currents.

## 3.3 Power Supply ( $V_{SS}$ and $V_{DD}$ )

The positive power supply ( $V_{DD}$ ) is 1.8V to 5.5V higher than the negative power supply ( $V_{SS}$ ). For normal operation, the other pins are between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

#### 3.4 Exposed Thermal Pad (EP)

There is an internal electrical connection between the Exposed Thermal Pad (EP) and the  $V_{SS}$  pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

NOTES:

### 4.0 APPLICATION INFORMATION

The MCP6241/1R/1U/2/4 family of op amps is manufactured using Microchip's state-of-the-art CMOS process and is specifically designed for low-power and general-purpose applications. The low supply voltage, low quiescent current and wide bandwidth makes the MCP6241/1R/1U/2/4 ideal for battery-powered applications.

## 4.1 Rail-to-Rail Inputs

#### 4.1.1 PHASE REVERSAL

The MCP6241/1R/1U/2/4 op amp is designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 4-1 shows the input voltage exceeding the supply voltage without any phase reversal.





FIGURE 4-1: The MCP6241/1R/1U/2/4 Show No Phase Reversal.

## 4.1.2 INPUT VOLTAGE AND CURRENT LIMITS

The ESD protection on the inputs can be depicted as shown in Figure 4-2. This structure was chosen to protect the input transistors, and to minimize input bias current ( $I_B$ ). The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go too far above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation, and low enough to bypass quick ESD events within the specified limits.



**FIGURE 4-2:** Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these op amps, the circuit they are in must limit the currents and voltages at the  $V_{IN}+$  and  $V_{IN}-$  pins (see Absolute Maximum Ratings  $\mbox{\dag}$  at the beginning of Section 1.0 "Electrical Characteristics"). Figure 4-3 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins  $(V_{IN}+$  and  $V_{IN}-)$  from going too far below ground, and the resistors  $R_1$  and  $R_2$  limit the possible current drawn out of the input pins. Diodes  $D_1$  and  $D_2$  prevent the input pins  $(V_{IN}+$  and  $V_{IN}-)$  from going too far above  $V_{DD},\,$  and dump any currents onto  $V_{DD}.\,$  When implemented as shown, resistors  $R_1$  and  $R_2$  also limit the current through  $D_1$  and  $D_2.$ 




FIGURE 4-3: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of resistors  $\mathsf{R}_1$  and  $\mathsf{R}_2.$  In this case, current through the diodes  $\mathsf{D}_1$  and  $\mathsf{D}_2$  needs to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) should be very small.

A significant amount of current can flow out of the inputs when the common mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see Figure 2-19. Applications that are high impedance may need to limit the useable voltage range.

#### 4.1.3 NORMAL OPERATION

The input stage of the MCP6241/1R/1U/2/4 op amps use two differential CMOS input stages in parallel. One operates at low common mode input voltage ( $V_{CM}$ ), while the other operates at high  $V_{CM}$ . With this topology, the device operates with  $V_{CM}$  up to 0.3V above  $V_{DD}$  and 0.3V below  $V_{SS}$ .


### 4.2 Rail-to-Rail Output

The output voltage range of the MCP6241/1R/1U/2/4 op amps is  $V_{DD}-35$  mV (maximum) and  $V_{SS}+35$  mV (minimum) when  $R_L=10$  k $\Omega$  is connected to  $V_{DD}/2$  and  $V_{DD}=5.5$ V. Refer to Figure 2-14 for more information.

### 4.3 Capacitive Loads


Driving large capacitive loads can cause stability problems for voltage-feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer (G = +1) is the most sensitive to capacitive loads, but all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g.,  $> 70 \, \text{pF}$  when G = +1), a small series resistor at the output (R<sub>ISO</sub> in Figure 4-4) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-4:** Output Resistor, R<sub>ISO</sub> stabilizes large capacitive loads.

Figure 4-5 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the signal gain are equal. For inverting gains,  $G_N$  is 1 + |Signal Gain| (e.g., -1 V/V gives  $G_N = +2$  V/V).



**FIGURE 4-5:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{\rm ISO}$  for your circuit, double-check the resulting frequency response peaking and step response overshoot. Evaluation on the bench and simulations with the MCP6241/1R/1U/2/4 SPICE macro model are very helpful. Modify  $R_{\rm ISO}$ 's value until the response is reasonable.

## 4.4 Supply Bypass

With this op amp, the power supply pin ( $V_{DD}$  for single-supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good high-frequency performance. It can use a bulk capacitor (i.e., 1  $\mu$ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other nearby analog parts.

#### 4.5 Unused Op Amps

An unused op amp in a quad package (MCP6244) should be configured as shown in Figure 4-6. Both circuits prevent the output from toggling and causing crosstalk. Circuit A can use any reference voltage between the supplies, provides a buffered DC voltage, and minimizes the supply current draw of the unused op amp. Circuit B minimizes the number of components, but may draw a little more supply current for the unused op amp.





FIGURE 4-6:

Unused Op Amps.

#### 4.6 PCB Surface Leakage

In applications where low input bias current is critical, PCB (printed circuit board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6241/1R/1U/2/4 family's bias current at 25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-7.



**FIGURE 4-7:** Example Guard Ring Layout for Inverting Gain.

- 1. Non-inverting Gain and Unity-Gain Buffer:
  - a. Connect the non-inverting pin (V<sub>IN</sub>+) to the input with a wire that does not touch the PCB surface.
  - b. Connect the guard ring to the inverting input pin (V<sub>IN</sub>–). This biases the guard ring to the common mode input voltage.
- Inverting Gain and Transimpedance Amplifiers (convert current to voltage, such as photo detectors):
  - Connect the guard ring to the non-inverting input pin (V<sub>IN</sub>+). This biases the guard ring to the same reference voltage as the op amp (e.g., V<sub>DD</sub>/2 or ground).
  - Connect the inverting pin (V<sub>IN</sub>-) to the input with a wire that does not touch the PCB surface.

### 4.7 Application Circuits

## 4.7.1 MATCHING THE IMPEDANCE AT THE INPUTS

To minimize the effect of offset voltage in an amplifier circuit, the impedances at the inverting and non-inverting inputs need to be matched. This is done by choosing the circuit resistor values so that the total resistance at each input is the same. Figure 4-8 shows a summing amplifier circuit.




FIGURE 4-8: Summing Amplifier Circuit.

To match the inputs, set all voltage sources to ground and calculate the total resistance at the input nodes. In this summing amplifier circuit, the resistance at the inverting input is calculated by setting  $V_{IN1},\,V_{IN2}$  and  $V_{OUT}$  to ground. In this case,  $R_{G1},\,R_{G2}$  and  $R_F$  are in parallel. The total resistance at the inverting input is:

$$R_{VIN}-=\frac{1}{\left(\frac{1}{R_{G1}}+\frac{1}{R_{G2}}+\frac{1}{R_{F}}\right)}$$

Where:

R<sub>VIN</sub><sup>-</sup> = total resistance at the inverting input

At the non-inverting input,  $V_{DD}$  is the only voltage source. When  $V_{DD}$  is set to ground, both  $R_X$  and  $R_Y$  are in parallel. The total resistance at the non-inverting input is:

$$R_{VIN^+} = \frac{1}{\left(\frac{1}{R_V} + \frac{1}{R_V}\right)} + R_Z$$

Where:

R<sub>VIN</sub>+ = total resistance at the inverting input

To minimize offset voltage and increase circuit accuracy, the resistor values need to meet the condition:

$$R_{VIN^+} = R_{VIN} -$$

## 4.7.2 COMPENSATING FOR THE PARASITIC CAPACITANCE

In analog circuit design, the PCB parasitic capacitance can compromise the circuit behavior; Figure 4-9 shows a typical scenario. If the input of an amplifier sees parasitic capacitance of several picofarad ( $C_{PARA}$ , which includes the common mode capacitance of 6 pF, typical) and large  $R_{\text{F}}$  and  $R_{\text{G}}$ , the frequency response of the circuit will include a zero. This parasitic zero introduces gain peaking and can cause circuit instability.




FIGURE 4-9: Effect of Parasitic Capacitance at the Input.

One solution is to use smaller resistor values to push the zero to a higher frequency. Another solution is to compensate by introducing a pole at the point at which the zero occurs. This can be done by adding  $C_{\text{F}}$  in parallel with the feedback resistor  $(R_{\text{F}}).$   $C_{\text{F}}$  needs to be selected so that the ratio  $C_{\text{PARA}}.C_{\text{F}}$  is equal to the ratio of  $R_{\text{F}}.R_{\text{G}}$ .

#### 5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6241/1R/1U/2/4 family of op amps.

#### 5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6241/1R/1U/2/4 op amps is available on the Microchip web site at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp's linear region of operation over the temperature range. See the model file for information on its capabilities.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

## 5.2 Mindi™ Circuit Designer & Simulator

Microchip's Mindi™ Circuit Designer & Simulator aids in the design of various circuits useful for active filter, amplifier and power-management applications. It is a free online circuit designer & simulator available from the Microchip web site at www.microchip.com/mindi. This interactive circuit designer & simulator enables designers to quickly generate circuit diagrams, simulate circuits. Circuits developed using the Mindi Circuit Designer & Simulator can be downloaded to a personal computer or workstation.

# 5.3 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip web site at www.microchip.com/maps, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for Data sheets, Purchase, and Sampling of Microchip parts.

## 5.4 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at www.microchip.com/analogtools.

Two of our boards that are especially useful are:

- P/N SOIC8EV: 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board
- P/N SOIC14EV: 14-Pin SOIC/TSSOP/DIP Evaluation Board

### 5.5 Application Notes

The following Microchip Application Notes are available on the Microchip web site at www.microchip.com/appnotes and are recommended as supplemental reference resources.

**ADN003:** "Select the Right Operational Amplifier for your Filtering Circuits", DS21821

**AN722:** "Operational Amplifier Topologies and DC Specifications", DS00722

**AN723:** "Operational Amplifier AC Specifications and Applications", DS00723

AN884: "Driving Capacitive Loads With Op Amps", DS00884

**AN990:** "Analog Sensor Conditioning Circuits – An Overview", DS00990

These application notes and others are listed in the design guide:


"Signal Chain Design Guide", DS21825


NOTES:


### 6.0 PACKAGING INFORMATION

## 6.1 Package Marking Information

5-Lead SC-70 (MCP6241U Only)








Device	Code
MCP6241	BQNN
<b>MCP6241</b> R	BRNN
<b>MCP6241</b> U	BSNN
Motor Applied	to E Load COT 22


Note: Applies to 5-Lead SOT-23.


AT25

Example:



8-Lead DFN (2x3) (MCP6241 Only)






8-Lead MSOP




Example:



8-Lead PDIP (300 mil)









Legend: XX...X Customer-specific information


Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code


e3 Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.


**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


### **Package Marking Information (Continued)**
























## 5-Lead Plastic Small Outline Transistor (LT) [SC70]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		5	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	_	1.10
Molded Package Thickness	A2	0.80	_	1.00
Standoff	A1	0.00	_	0.10
Overall Width	Е	1.80	2.10	2.40
Molded Package Width	E1	1.15	1.25	1.35
Overall Length	D	1.80	2.00	2.25
Foot Length	L	0.10	0.20	0.46
Lead Thickness	С	0.08	_	0.26
Lead Width	b	0.15	_	0.40

#### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-061B

## 5-Lead Plastic Small Outline Transistor (LT) [SC70]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

	Units	N	<b>IILLIMETER</b>	S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	С		2.20	
Contact Pad Width	Х			0.45
Contact Pad Length	Y			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061A

## 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	N		5	
Lead Pitch	е		0.95 BSC	
Outside Lead Pitch	e1		1.90 BSC	
Overall Height	Α	0.90	_	1.45
Molded Package Thickness	A2	0.89	_	1.30
Standoff	A1	0.00	_	0.15
Overall Width	E	2.20	_	3.20
Molded Package Width	E1	1.30	_	1.80
Overall Length	D	2.70	_	3.10
Foot Length	L	0.10	_	0.60
Footprint	L1	0.35	_	0.80
Foot Angle	ф	0°	_	30°
Lead Thickness	С	0.08	_	0.26
Lead Width	b	0.20	-	0.51

#### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

## 8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		3	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D		2.00 BSC	
Overall Width	E		3.00 BSC	
Exposed Pad Length	D2	1.30	_	1.55
Exposed Pad Width	E2	1.50	_	1.75
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	_

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C

## 8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	<b>IILLIMETER</b>	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	W2			1.45
Optional Center Pad Length	T2			1.75
Contact Pad Spacing	C1		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.75
Distance Between Pads	G	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2123A

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	on Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	_	_	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	_	0.15	
Overall Width	E	4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D		3.00 BSC		
Foot Length	L	0.40	0.60	0.80	
Footprint	L1	0.95 REF			
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.08	_	0.23	
Lead Width	b	0.22	_	0.40	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES		
Dim	ension Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	A	_	_	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	_	_	1.75	
Molded Package Thickness	A2	1.25	_	_	
Standoff §	A1	0.10	_	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (optional)	h	0.25	_	0.50	
Foot Length	L	0.40	_	1.27	
Footprint	L1		1.04 REF		
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.17	_	0.25	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	_	15°	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

## Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

## 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.735	.750	.775	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	_	.430	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	A	-	_	1.75
Molded Package Thickness	A2	1.25	_	1
Standoff §	A1	0.10	_	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (optional)	h	0.25	_	0.50
Foot Length	L	0.40	_	1.27
Footprint	L1		1.04 REF	
Foot Angle	ф	0°	_	8°
Lead Thickness	С	0.17	_	0.25
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5°	_	15°
Mold Draft Angle Bottom	β	5°	_	15°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## **RECOMMENDED LAND PATTERN**

	Units	N	<b>IILLIMETER</b>	S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	E 1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Υ			1.50
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	3.90		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

## 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	on Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		0.65 BSC		
Overall Height	Α	_	_	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.19	_	0.30	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

NOTES:

### APPENDIX A: REVISION HISTORY

### **Revision D (October 2008)**

The following is the list of modifications:

- Changed Heading "Available Tools" to "Design Aids".
- Design Aids: Name change for Mindi Simulator Tool.
- Package Types: Added DFN to MCP6231 Device.
- 4. **Absolute Maximum Ratings:** Numerous changes in this section.
- Updated notes to Section 1.0 "Electrical Characteristics".
- 6. Added Figure 2-19.
- Numerous changes to Section 3.0 "Pin Descriptions".
- Added Section 4.1.1 "Phase Reversal", Section 4.1.2 "Input Voltage and Current Limits", and Section 4.1.3 "Normal Operation".
- Replaced Section 5.0 "Design Aids" with additional information.
- Added 2x3 DFN package to Section 6.0 "Packaging Information" and updated Package Outline Drawings.
- Added 2x3 DFN package to Product Identification System section.

## Revision C (March 2005)

The following is the list of modifications:

- 1. Added the MCP6244 quad op amp.
- Re-compensated parts. Specifications that change are: Gain Bandwidth Product (BWP) and Phase Margin (PM) in AC Electrical Characteristics table.
- Corrected plots in Section 2.0 "Typical Performance Curves".
- 4. Added Section 3.0 "Pin Descriptions".
- 5. Added new SC-70 package markings. Added PDIP-14, SOIC-14, and TSSOP-14 packages and corrected package marking information (Section 6.0 "Packaging Information").
- 6. Added Appendix A: "Revision History".

#### Revision B (August 2004)

Undocumented changes.

### Revision A (March 2004)

Original Release of this Document.

NOTES:

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<del>X</del>	<u>-X</u>	<u>/XX</u>	Ex	amples:	
 Device Tape a	 ind Reel     Te	 mperature Range	Package Package	a)	MCP6241-E/SN:	Extended Temp., 8LD SOIC package.
	te Pinout	Kange		_ b)	MCP6241-E/MS:	Extended Temp., 8LD MSOP package.
Device:	MCP6241: MCP6241T:		mp (MSOP, PDIP, SOIC) mp (Tape and Reel)	c)	MCP6241-E/P:	Extended Temp., 8LD PDIP package.
	MCP6241RT:		IC, SOT-23) Imp (Tape and Reel)	d)	MCP6241-E/MC:	Extended Temp., 8LD DFN package.
	MCP6241UT: MCP6242:	Single Op A (SC-70, SO Dual Op Am	np ´	e)	MCP6241RT-E/OT:	Tape and Reel, Extended Temp., 5LD SOT-23 package
	MCP6242T: MCP6244: MCP6244T:	(MSOP, SO Quad Op Ar		f)	MCP6241UT-E/OT:	Tape and Reel, Extended Temp., 5LD SOT-23 package.
Temperature Range:	E = -40° C	(SOIC, TSS to +125° C	OP)	g)	MCP6241UT-E/LT:	, ,
Package:			-70), 5-lead (MCP6241U only) Lead (DFN), 8-lead,	a)	MCP6242-E/SN:	Extended Temp., 8LD SOIC package.
	(MCP6 MS = Plastic	241 only) <sup>°</sup> Micro Small (	Outline (MSOP), 8-lead Body), 8-lead, 14-lead	b)	MCP6242-E/MS:	Extended Temp., 8LD MSOP package.
	OT = Plastic (MCP6	Small Outline 241, MCP624	Transistor (SOT-23), 5-lead	c)	MCP6242-E/P:	Extended Temp., 8LD PDIP package.
		SOIC (150 m	il Body), 8-lead il Body), 14-lead mil Body), 14-lead	d)	MCP6242T-E/SN:	Tape and Reel, Extended Temp., 8LD SOIC package.
				a)	MCP6244-E/P:	Extended Temp., 14LD PDIP package.
				b)	MCP6244-E/SL:	Extended Temp., 14LD SOIC package.
				c)	MCP6244-E/ST:	Extended Temp., 14LD TSSOP package.
				d)	MCP6244T-E/SL:	Tape and Reel, Extended Temp., 14LD SOIC package.
				e)	MCP6244T-E/ST:	Tape and Reel, Extended Temp., 14LD TSSOP package.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

**Atlanta** 

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Roston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

**Toronto** 

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/02/08