## **Freescale Semiconductor**

# PWM(FTM) example in Kinetis Design Studio with FDRM-K64F

By:


# Paul Garate Augusto Panecatl

### **Description**

In this document you will find a detailed step by step guide of how to configure FTM as PWM on Kinetis K devices using Kinetis Design Studio, using the FRDM-K64F120 evaluation board.

## 1. Clock Gating

First of all, we need to enable the clock gate corresponding to the modules we will use. The clocks that we need to enable are those of FTMO and PortD.



13 PORTE	Port E Clock Gate Control				
PORTE	This bit controls the clock gate to the Port E module.				
	0 Clock disabled 1 Clock enabled				
12	Port D Clock Gate Control				
PORTD	This bit controls the clock gate to the Port D module.				
	0 Clock disabled 1 Clock enabled				


**SIM\_SCGC5\_PORTn\_MASK** are defined as masks to enable the module's clock, where "n" corresponds to the specific GPIO PORT we want to activate, i.e:

SIM\_SCGC5 = SIM\_SCGC5\_PORTD\_MASK;

By declaring the mask we are writing 0x400 to the SIM\_SCGC5 register, setting up the 10<sup>th</sup> bit of the System Clock Gating Control Register 5 which enables Port D; the FTM0 is assigned in the PIN5 of the port D, so we need to enable both clocks, one of the FTM0 and the PORTD.


## 2. Pin Control Register configuration

Once the clock gating has been setup we need to configure the pin function using the multiplexor, according to the FRDM-K64's schematic the FTM0 is assigned to several pins, but we will select PTD5.



The next step is to configure the Pin Control Register to define the pin function:

## Pin Control Register n (PORTx\_PCRn)



The bits we need to configure in are those in the MUX field.

10–8	Pin Mux Control						
MUX	Not all pins support all pin muxing slots. Unimplemented pin muxing slots are reserved and may result in configuring the pin for a different pin muxing slot.						
	The corresponding pin is configured in the following pin muxing slot as follows:						
	000 Pin disabled (analog).						
	001 Alternative 1 (GPIO).						
	010 Alternative 2 (chip-specific).						
	011 Alternative 3 (chip-specific).						
	100 Alternative 4 (chip-specific).						
	101 Alternative 5 (chip-specific).						
	110 Alternative 6 (chip-specific).						
	111 Alternative 7 (chin-specific)						

2 Freescale Semiconductor

According to the board's schematic we need to configure PTD5, according to the multiplexing chart we need to set the pin as Alternative 4:

144 LQFP	144 MAP BGA	121 XFBG A	100 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
132	A3	A2	98	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5		UARTO_ CTS_b/ UARTO_ COL_b	FTM0_CH5	FB_AD1	EWM_OUT_ b	SPI1_SCK	

In configuration register **PORTx\_PCRn** "x" corresponds to the port whilst "n" corresponds to the pin


 $*PORT_PCR_MUX(4) = 1024$ 

We also to enable the IRQ of the FTM0 using the next line:

## 3. Configuring the FTM

The Status and control register contains the overflow status flag and control bits used to configure the interrupt enable, FTM configuration, clock source, and prescaler factor.

## Status And Control (FTMx\_SC)



3 Freescale Semiconductor

Field	Description					
6	Timer Overflow Interrupt Enable					
TOIE	Enables FTM overflow interrupts.					
	Disable TOF interrupts. Use software polling.					
	1 Enable TOF interrupts. An interrupt is generated when TOF equals one.					
4–3 CLKS	Clock Source Selection					
CLKS	Selects one of the three FTM counter clock sources.					
	This field is write protected. It can be written only when MODE[WPDIS] = 1.					
	00 No clock selected. This in effect disables the FTM counter.					
	01 System clock					
	10 Fixed frequency clock					
	11 External clock					
2–0 PS	Prescale Factor Selection					
1-3	Selects one of 8 division factors for the clock source selected by CLKS. The new prescaler factor affects the clock source on the next system clock cycle after the new value is updated into the register bits.					
	This field is write protected. It can be written only when MODE[WPDIS] = 1.					
	000 Divide by 1					
	001 Divide by 2					
	010 Divide by 4					
	011 Divide by 8					
	100 Divide by 16					
	101 Divide by 32					
	110 Divide by 64					
	111 Divide by 128					

We will enable the TOEI (Time Overflow Enable Interrupt), select the System Clock as our source clock in CLKS, as well as set The Prescale Factor Selection dividing by 128 with the next line:

The next thing to do is Configure the **FTMx\_MOD** The Modulo register contains the modulo value for the FTM counter. After the FTM counter reaches the modulo value, the overflow flag (TOF) becomes set at the next clock.

### Modulo (FTMx\_MOD)

Address: Base address + 8h offset

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

#### FTMx\_MOD field descriptions

Field	Description
31–16 Reserved	This field is reserved.
15–0 MOD	Modulo Value

We are Setting this value in 32000, we must be careful while the value, since the FTM is a 16-bit counter, the **FTM\_MOD** value should never exceed **32768**.

Next thing of configure is **FTMx\_CnSC**, this register contains the channel-interrupt-status flag and the control bits used to configure the interrupt enable, channel configuration and pin function.


Table 40-67. Mode, edge, and level selection

1X	10	Edge-Aligned PWM	High-true pulses (clear Output on match)
	X1		Low-true pulses (set Output on match)

We need only to configure bits **MSnB:MSnA** and **ELSnB:ELSnA** to set the FTM to work as a center aligned PWM:

The last thing to do is setting the signal's duty cycle/channel value, using the FTMx\_CnV register.

## Channel (n) Value (FTMx\_CnV)



FTMx\_CnV field descriptions

Field	Description
31–16 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
15–0 VAL	Channel Value  Captured FTM counter value of the input modes or the match value for the output modes

We will assign the channel an initial value of 500.

#### 4. Code

Our main code consists in a simple counter just to have the microcontroller doing something.

Here is the important thing, all the PWM handling is performed on an interrupt routine, every time the interrupt triggers the channel value will change as well. When the interrupt is triggered the code will save the channel value in our variable **ChannelValue**, after that the interrupt flag must be cleared so the next interrupt can be detected, after that we compare the current channel value stored in **ChannelValue** to the value of the **TMP0\_MOD** (32000), if the channel value is bigger than the Modulo Value; **FTM0\_C5V** will be reset, if the channel value is smaller the code will add 500 to the **FTM0\_C5V**.

Now, what is the frequency and period of our PWM signal? Taking into consideration the microcontroller is running at 21MHz (MCG= FEI) and the fact that we selected a prescale divide of 128 in the **FTM0\_SC**, it means we have a clock frequency of 21MHz/128 = 164KHz; if we set the modulo value **FTM0\_MOD= 32000** we have a PWM frequency of 164KHz/32000 = 5Hz and a frequency of 1/5Hz = 200ms.