
TRANSISTOR SMALL SIGNAL AMPLIFIERS





Topic Outcomes

- Describe and analyze the operation of an amplifier
- Discuss the different transistor equivalent model
- Calculate different parameters for transistor amplifier

Introduction

- This module will discuss how a transistor is used as a small signal amplifier.
- There are three models commonly used in the small-signal ac analysis of transistor networks: the $\mathbf{r_e}$ model, the hybrid $\boldsymbol{\pi}$ model, and the hybrid equivalent model.
- This module will emphasize the r_e model only.
- Small-signal refers to the use of signals that take up a relatively small percentage of an amplifier's operational range.
- This module will focus on converting transistor bias to its equivalent ac model by using r_e model.
- The students will learn how to reduce an amplifier to an equivalent dc and ac circuit for easier analysis. The applications of other theorem such as Kirchhoff's current and voltage law, etc. to determine the equations for different parameters is also covered by topic.
- Most importantly, the application of dc analysis contributes in determining ac resistance of BJT and current source of FET.




Amplifier Operation

- Now we know that in DC biasing, the transistor is purely DC operation.
- DC analysis in transistors are done to **establish an operating point (Q-point)** which variations of current and voltage occur in response to an input signal.
- In some applications where a small signal must be amplified, **variations about the Q-point are very small**. Small-signal amplifiers are designed to amplify small ac signals.
- Sometimes it refers to linear amplification.
- Applications where small signal voltages must be amplified include antennas and microphones.


 A linear amplifier provides amplification of a signal without any distortion so that the output signal is an exact amplified replica of the input signal.

• A voltage-divider biased transistor with a sinusoidal ac source capacitively coupled to the base through C1 and a load capacitively coupled to the collector through C2 is shown in the figure. The **coupling capacitors block DC** and thus **prevent** the internal source resistance, R_S, and the load resistance, R_L, **from changing the dc bias voltages** at the


base and collector.




The capacitors ideally appear as shorts to the signal voltage. The sinusoidal source voltage causes the base voltage to vary sinusoidally above and below its dc bias level, V_{BQ}. The resulting variation in base current produces a larger variation in collector current because of the current gain of the transistor.




• As the **sinusoidal collector current increases**, the **collector voltage decreases**. The collector current varies above and below its Q-point value, I_{CQ}, in phase with the base current.



- The sinusoidal collector-to-emitter voltage varies above and below its Q-point value, V_{CEO} , **180° out of phase** with the base voltage, as illustrated in the figure.
- A transistor always produces a **phase inversion** between the base voltage and the collector voltage.




- The AC signal varies along the AC load line, which is different from the DC load line because the capacitors are seen ideally as a short to the AC signal but an open to the DC bias.
- The sinusoidal voltage at the base produces a base current that varies above and below the Qpoint on the AC load line, shown by the arrows.





- In this example, the load line extends $10\mu\mathrm{A}$ above and below the Q-point base current value of $50~\mu\mathrm{A}$.
- The resulting peak to peak collector current is at 2 mA (varying from 4mA to 6mA)
- The resulting collector-to-emitter voltage is 1V (varying from 1V to 2V)



AC Load Line Operation of the Amplifier




Transistor AC Models


- Discuss transistor models
- List and define the r parameters
- Describe the r-parameter transistor model
- Determine r'e using a formula
- Compare ac beta and dc beta
- List and define the h parameters

- A model is a **combination of circuit elements**, properly chosen, that best **approximates the actual behavior** of a semiconductor device under specific operating conditions.
- Once the AC equivalent circuit is determined, the schematic symbol for the device can be replaced by this equivalent model. The basic methods of circuit analysis applied to determine the desired small-signal parameters.
- Out of the three ac transistor modes (r_e model, the hybrid π model, and the hybrid equivalent model), the r_e model became the more desirable approach.
- This is because important parameters were determined by the actual conditions (rather than using data sheet values).


- Both input and output current are defined to enter to the system.
- Notice that the output current is entering to the system rather than leaving, thus the negative sign must apply.
- If V_0 has the opposite polarity, a negative sign must be apply.
- Z_i is the impedance "looking into" the system" and Z_0 is the impedance "looking back into" the system.
- Looking in the 2nd figure, both input and output impedance are both positive values and resistive.




Defining the important parameters of any system




Defining the important parameters of any system




- For the direction of l_i and l_0 , the resulting voltage across the resistive elements will have the same polarity as V_i and V_0 , respectively if not then a negative sign would be applied.
- For each $Z_i = V_i/I_i$ and $Z_0 = V_0/I_0$ with positive results, if they all have defined directions and polarity in the 1^{st} figure.
- If the output current of an actual system has a direction opposite to the equivalent network, a minus sign must be applied because the output voltage must be defined appearing in the 1st figure.




Defining the important parameters of any system




Defining the important parameters of any system




- Steps in obtaining the AC equivalent of a transistor network
 - 1. Set all **DC sources to zero** and replace them with a short-circuit equivalent.
 - 2. Replace all **capacitors** by a **short-circuit** equivalent.
 - 3. Remove all elements bypassed by the short circuit
 - 4. Redraw the network in a more convenient and logical form
 - 5. Introduce the equivalent model of the transistor in the circuit.




- Steps in obtaining the AC equivalent of a transistor network
 - 1. Set all **DC sources to zero** and replace them with a short-circuit equivalent.
 - 2. Replace all **capacitors** by a **short-circuit** equivalent.
 - 3. Remove all elements bypassed by the short circuit
 - 4. Redraw the network in a more convenient and logical form
 - 5. Introduce the equivalent model of the transistor in the circuit.




- Steps in obtaining the AC equivalent of a transistor network
 - 1. Set all **DC sources to zero** and replace them with a short-circuit equivalent.
 - 2. Replace all **capacitors** by a **short-circuit** equivalent.
 - 3. Remove all elements bypassed by the short circuit
 - 4. Redraw the network in a more convenient and logical form
 - 5. Introduce the equivalent model of the transistor in the circuit.



- Steps in obtaining the AC equivalent of a transistor network
 - 1. Set all **DC sources to zero** and replace them with a short-circuit equivalent.
 - 2. Replace all **capacitors** by a **short-circuit** equivalent.
 - 3. Remove all elements bypassed by the short circuit
 - 4. Redraw the network in a more convenient and logical form
 - 5. Introduce the equivalent model of the transistor in the circuit.




The r_e transistor model





- The r_e model reflects the operation of the BJT at **mid-frequencies**.
- The r_e model is an equivalent network that is used to predict the performance of the transistor amplifier.
- r_e represents the resistance looking into the emitter terminal of a transistor.


- Using the transistor characteristics and approximation, the equivalent circuit for common emitter configuration is shown.
- Notice that the applied voltage v_i is same as the voltage across-base emitter v_{be} with the input current being the base current.




- Using the transistor characteristics and approximation, the equivalent circuit for common emitter configuration is shown.
- Notice that the applied voltage v_i is same as the voltage across-base emitter v_{be} with the input current being the base current.










- Given a different level of current I_E , the characteristic curve of the voltage across the base-emitter V_{be} is the same to a forward biased diode.
- Therefore, the input side is simply a single diode with current l_e as shown in the figure.








• To establish a component of the network that will relate l_e to the output characteristics, the output section can be replaced by a controlled source whose magnitude is beta times the base current (βI_b)





- The model can be improved by first replacing the diode by its equivalent resistance as determined by the level of I_E (quiescent emitter current).
- Since diode AC resistance is

$$r_d = 26mV/I_D : r_e = 26mV/I_E$$

$$Z_i = \frac{V_i}{I_b} = \frac{V_{be}}{I_b}$$


Solving for V_{be} :


$$V_{be} = I_e r_e = (I_c + I_b) r_e = (\beta I_b + I_b) r_e$$


$$V_{be} = (\beta + 1) I_b r_e$$

$$Z_i = \frac{(\beta + 1) I_b r_e}{I_b}$$


$$Z_i = (\beta + 1) r_e \cong \beta r_e$$









• The result Z_i is the impedance seen "looking into" the base of the network.




 For common base configuration, the same steps could be done and would result in the circuit below.






- Zi is the impedance "looking into" the system, whereas Zo is the impedance "looking back into" the system from the output side.
- Av is the voltage gain; Av=Vo/Vi





Small Signal Analysis



Small Signal Analysis Procedure


- 1. Perform DC Analysis
- 2. Compute internal model parameters
- 3. Draw the AC small signal equivalent
- 4. Perform the circuit analysis.





Circuit after removing elements bypassed by short-circuit





Substituting the r_e model into the network

Parameters to be obtained:


Z_i - input impedance


Z₀ – output impedance

A_V - Voltage gain

$$egin{aligned} oldsymbol{Z_i} &= oldsymbol{R_B} || oldsymbol{eta} oldsymbol{r_e} \ || oldsymbol{eta} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{r_e}|| oldsymbol{eta} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{B} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{B} oldsymbol{R_E}|| oldsymbol{B} oldsymbol{R_E}|| oldsymbol{B} oldsymbol{R_E}|| oldsymbol{B} oldsymbol{R_E}|| oldsymbol{B} oldsymbol{R_E}|| oldsymbol{B} oldsymbol{B} oldsymbol{R_E}|| oldsymbol{R_E}|| oldsymbol{B} oldsymbol{R_E}|| oldsymbol{R_E}|| oldsymbol{B} oldsymbol{R_E}|| oldsymbol{R_E}|| oldsymbol{R_E}|| oldsymbol{B} oldsymbol{R_E}|| oldsymbo$$

$$egin{aligned} oldsymbol{Z_o} &= oldsymbol{R_C} || oldsymbol{r_o} \ & If \ r_o \geq 10 R_C \ ; oldsymbol{Z_o} \cong oldsymbol{R_C} \end{aligned}$$







Parameters to be obtained:

Z_i - input impedance

Z₀ – output impedance


A_V – Voltage gain

$$V_{o} = -(\beta I_{b})(R_{C}||r_{o}); I_{b} = \frac{V_{i}}{\beta r_{e}}$$

$$V_{o} = -\beta \left(\frac{V_{i}}{\beta r_{e}}\right)(R_{C}||r_{o}) = -\frac{V_{i}(R_{C}||r_{o})}{r_{e}}$$


$$A_{v} = \frac{V_{o}}{V_{i}} = -\frac{R_{C}||r_{o}}{r_{e}}$$


$$If r_{o} \ge 10R_{C}; A_{v} = -\frac{R_{C}}{r_{e}}$$



For the given network:

- a. Determine re.
- b. Find Zi (with ro $=\infty\Omega$).
- c. Calculate Zo (with ro = $\infty \Omega$).
- d. Determine av (with ro = $\infty \Omega$).
- e. Repeat parts (c) and (d) including ro = $50 \text{ k} \Omega$ in all calculations and compare results.





Common Emitter Fixed Bias Configuration

Solution

• a. DC analysis:


$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12V - 0.7V}{470k\Omega} = 24.04\mu A$$
 $I_E = (\beta + 1)I_B = 101(24.05\mu A) = 2.428mA$
 $r_e = \frac{26mV}{I_E} = \frac{26mV}{2.428mA} = \mathbf{10.71}\Omega$

- b. $\beta r_e = (100)(10.71\Omega) = 1.071k\Omega$ $Z_i = R_B ||\beta r_e = 470k\Omega||1.071k\Omega = \mathbf{1.07}k\Omega$
- c. $Z_o = R_C = 3k\Omega$
- d. $A_v = -\frac{R_C}{r_e} = \frac{3k\Omega}{10.71\Omega} = -280.11$




• e.
$$Z_o = R_C || r_o = 50 \text{k}\Omega || 3 \text{k}\Omega = \mathbf{2.83k}\Omega \text{ } vs 3k\Omega$$


 $A_v = -\frac{ro|| R_C}{r_o} = -\frac{2.83 \text{k}\Omega}{10.71\Omega} = -\mathbf{264.24} \text{ } vs - 280.11$



Common Emitter Voltage Divider Bias Configuration



Common Emitter Voltage Divider Bias Configuration



Common Emitter Voltage Divider Bias

Configuration

Parameters to be obtained:


Z_i - input impedance

 Z_0 – output impedance

A_V - Voltage gain

$$Z_i = R_1 ||R_2||\beta r_e$$

$$egin{aligned} oldsymbol{Z_o} &= oldsymbol{R_C} || oldsymbol{r_o} \ & If \ r_o \geq 10 R_C \ ; oldsymbol{Z_o} \cong oldsymbol{R_C} \end{aligned}$$



$$V_{o} = -(\beta I_{b})(R_{C}||r_{o}); I_{b} = \frac{V_{i}}{\beta r_{e}}$$

$$V_{o} = -\beta \left(\frac{V_{i}}{\beta r_{e}}\right)(R_{C}||r_{o}) = -\frac{V_{i}(R_{C}||r_{o})}{r_{e}}$$


$$A_{v} = \frac{V_{o}}{V_{i}} = -\frac{R_{C}||r_{o}}{r_{e}}$$

$$If r_{o} \ge 10R_{C}; A_{v} = -\frac{R_{C}}{r_{e}}$$

Common Emitter Voltage Divider Bias Configuration

For the given network:

- a. Determine re.
- b. Find Zi (with ro $=\infty\Omega$).
- c. Calculate Zo (with ro = $\infty \Omega$).
- d. Determine av (with ro = $\infty \Omega$).
- e. The parameters of parts (b) through (d) if $ro = 50 \text{ k} \Omega$ and compare results.



Common Emitter Voltage Divider Bias Configuration

• a. DC analysis: Testing $\beta R_E > 10R_2$, $90(1.5k\Omega)>10(8.2k\Omega)=135k\Omega>82k\Omega$

Using the approximate approach, we obtain

$$V_{B} = \frac{R_{2}}{R_{1} + R_{2}} V_{CC} = \frac{8.2 \text{k}\Omega(22V)}{56 \text{k}\Omega + 8.2 \text{k}\Omega} = 2.81V$$

$$V_{E} = V_{B} - V_{BE} = 2.81V - 0.7V = 2.11V$$

$$I_{E} = \frac{V_{E}}{R_{E}} = \frac{2.11V}{1.5 \text{k}\Omega} = 1.41mA$$


$$r_{e} = \frac{26mV}{I_{E}} = \frac{26mV}{1.41mA} = 18.44\Omega$$

- b. $Z_i = R_1 ||R_2||\beta r_e = 56k\Omega||8.2k\Omega||(90)(18.44\Omega) = \mathbf{1.35}k\Omega$
- c. $Z_0 = R_C = 6.8 \text{k}\Omega$


• d.
$$A_v = -\frac{R_C}{r_e} = \frac{6.8 \text{k}\Omega}{18.44\Omega} = -368.76$$




• e.
$$Z_i = \mathbf{1.35}k\Omega$$
; $Z_o = R_C || r_o = 6.8 k\Omega || 50 k\Omega = \mathbf{5.89}k\Omega$ vs $6.8 k\Omega$ $A_v = -\frac{ro|| R_C}{r_o} = -\frac{5.89 k\Omega}{18.44\Omega} = -\mathbf{324.3}$ vs -368.76



Common Emitter-Bias (Unbypassed) Configuration







Common Emitter Emitter-Bias (Unbypassed)Configuration

Parameters to be obtained:

Z_i - input impedance

 Z_0 – output impedance

 A_{V} - Voltage gain

$$V_i = I_b \beta r_e + I_e R_E; = I_b \beta r_e + (\beta + 1) I_b R_E$$

$$Z_b = \frac{V_i}{I_b} = \beta r_e + (\beta + 1) R_E \cong \beta (r_e + R_E)$$

$$Z_b = \frac{V_i}{I_b} = \beta r_e + (\beta + 1)R_E \cong \beta (r_e + R_E)$$

$$Z_i = R_B \parallel Z_b$$


$$Z_0 = R_C$$

$$I_b = \frac{V_i}{Z_B}$$
; $V_o = -I_o R_C = -\beta I_b R_C = -\beta \left(\frac{V_i}{Z_B}\right) R_C$

$$A_V = \frac{V_o}{V_i} = -\frac{\beta R_o}{Z_R}$$

If
$$Z_b \cong \boldsymbol{\beta}(\boldsymbol{r_e} + \boldsymbol{R_E})$$
; $A_V = \frac{V_o}{V_i} \cong \frac{R_C}{r_e + R_E}$
If $Z_b \cong \boldsymbol{\beta}(\boldsymbol{R_E})$; $A_V = \frac{V_o}{V_i} \cong \frac{R_C}{R_E}$

$${}^{\epsilon}Z_b \cong \boldsymbol{\beta}(\boldsymbol{R_E}); A_V = \frac{V_o}{V_c} \cong \frac{R_C}{R_B}$$



Common Emitter Emitter-Bias (Unbypassed)Configuration with r_o


$$Z_{b} = (\beta + 1)r_{e} + \frac{(\beta + 1) + \frac{R_{C}}{r_{o}}}{1 + \frac{R_{C} + R_{E}}{r_{o}}} R_{E}$$


$$Z_{i} = R_{B} \parallel Z_{b}$$

$$Z_{0} = R_{C} \parallel \left(r_{o} + \frac{\beta(r_{o} + r_{e})}{1 + \frac{\beta r_{e}}{R_{E}}} \right)$$


$$A_{V} = -\frac{\frac{\beta R_{C}}{Z_{b}} \left(1 + \frac{r_{e}}{r_{o}} \right) + \frac{R_{C}}{r_{o}}}{(\beta + 1) + \frac{R_{C}}{r_{o}}} R_{E}}$$

$$(\beta + 1) + \frac{(\beta + 1) + \frac{R_{C}}{r_{o}}}{1 + \frac{R_{C} + R_{E}}{r_{o}}} R_{E}$$





Common Emitter Emitter-Bias (Bypassed)Configuration



Common Emitter Emitter-Bias (Bypassed)Configuration

Parameters to be obtained:

Z_i - input impedance

 Z_0 – output impedance

 A_V - Voltage gain

$$egin{aligned} oldsymbol{Z_i} &= oldsymbol{R_B} || oldsymbol{eta} oldsymbol{r_e} \ || oldsymbol{eta} oldsymbol{r_e}|| oldsymbol{B} oldsymbol{r_e} &: oldsymbol{Z_i} \cong oldsymbol{eta} oldsymbol{r_e} \end{aligned}$$

$$Z_{o} = R_{C}||r_{o}|$$


$$If r_{o} \geq 10R_{C}; Z_{o} \cong R_{C}$$

$$V_{o} = -(\beta I_{b})(R_{C}||r_{o}); I_{b} = \frac{V_{i}}{\beta r_{e}}$$


$$V_{o} = -\beta \left(\frac{V_{i}}{\beta r_{e}}\right)(R_{C}||r_{o}) = -\frac{V_{i}(R_{C}||r_{o})}{r_{e}}$$


$$A_{v} = \frac{V_{o}}{V_{i}} = -\frac{R_{C}||r_{o}}{r_{e}}$$

If $r_o \ge 10R_C$; A_v









 Z_i :

$$Z_b = (\beta + 1)r_e + (\beta + 1)R_E$$
$$Z_i = R_B \parallel Z_b$$

Z₀:

$$I_b = \frac{V_i}{Z_b}$$


Then multiplying both sides by $(\beta + 1)$ gives l_e


$$I_e = \frac{(\beta + 1)V_i}{(\beta + 1)(r_e + R_E)}$$


$$I_e = \frac{V_i}{r_e + R_E}$$


Constructing this circuit:

$$\therefore Z_o = R_E \parallel r_e$$










 A_{V} :


$$V_o = V_i \frac{R_E}{r_e + R_E}$$

$$A_V = \frac{V_O}{V_I} = \frac{R_E}{r_e + R_E}$$

Since $R_E >> r_e$

$$A_V \cong 1$$





Common Collector (Emitter Follower) Configuration with r_o


$$Z_{b} = (\beta + 1)r_{e} + \frac{(\beta + 1)R_{E}}{1 + \frac{R_{E}}{r_{o}}}$$

$$Z_{i} = R_{B}||Z_{b}$$

$$Z_{o} = r_{o} ||R_{E}|| r_{e}$$

$$\frac{(\beta + 1)R_{E}}{Z_{b}}$$

$$A_{V} = \frac{(\beta + 1)R_{E}}{1 + \frac{R_{E}}{r_{o}}}$$



For the emitter-follower given network


a. re.


b. Zi.

c. Zo.

d. Av.

e. Repeat parts (b) through (d) with ro = $25 \text{ k}\Omega$ and compare results.





a.
$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$

 $= \frac{12 \text{ V} - 0.7 \text{ V}}{220 \text{ k}\Omega + (101)3.3 \text{ k}\Omega} = 20.42 \,\mu\text{A}$
 $I_E = (\beta + 1)I_B$
 $= (101)(20.42 \,\mu\text{A}) = 2.062 \,\text{mA}$
 $r_e = \frac{26 \,\text{mV}}{I_E} = \frac{26 \,\text{mV}}{2.062 \,\text{mA}} = 12.61 \,\Omega$

b.
$$Z_b = \beta r_e + (\beta + 1)R_E$$

= $(100)(12.61 \Omega) + (101)(3.3 k\Omega)$
= $1.261 k\Omega + 333.3 k\Omega$
= $334.56 k\Omega \cong \beta R_E$

$$Z_i = R_B || Z_b = 220 \,\mathrm{k}\Omega || 334.56 \,\mathrm{k}\Omega$$
$$= 132.72 \,\mathrm{k}\Omega$$

c.
$$Z_o = R_E || r_e = 3.3 \text{ k}\Omega || 12.61 \Omega$$

= **12.56** $\Omega \cong r_e$

d.
$$A_v = \frac{V_o}{V_i} = \frac{R_E}{R_E + r_e} = \frac{3.3 \text{ k}\Omega}{3.3 \text{ k}\Omega + 12.61 \Omega}$$

= **0.996** \cong 1



$$25 \,\mathrm{k}\Omega \ge 10(3.3 \,\mathrm{k}\Omega) = 33 \,\mathrm{k}\Omega$$

which is not satisfied. Therefore,

$$Z_b = \beta r_e + \frac{(\beta + 1)R_E}{1 + \frac{R_E}{r_o}} = (100)(12.61 \Omega) + \frac{(100 + 1)3.3 \text{ k}\Omega}{1 + \frac{3.3 \text{ k}\Omega}{25 \text{ k}\Omega}}$$

$$= 1.261 \,\mathrm{k}\Omega + 294.43 \,\mathrm{k}\Omega$$

$$= 295.7 \,\mathrm{k}\Omega$$

with
$$Z_i = R_B || Z_b = 220 \text{ k}\Omega || 295.7 \text{ k}\Omega$$


=
$$126.15 \text{ k}\Omega$$
 vs. $132.72 \text{ k}\Omega$ obtained earlier


$$Z_o = R_E || r_e = 12.56 \,\Omega$$
 as obtained earlier


$$A_{v} = \frac{(\beta + 1)R_{E}/Z_{b}}{\left[1 + \frac{R_{E}}{r_{o}}\right]} = \frac{(100 + 1)(3.3 \text{ k}\Omega)/295.7 \text{ k}\Omega}{\left[1 + \frac{3.3 \text{ k}\Omega}{25 \text{ k}\Omega}\right]}$$


$$= 0.996 \cong 1$$


matching the earlier result.











Parameters to be obtained:

Z_i - input impedance

 Z_0 – output impedance

A_V – Voltage gain

$$Z_i = R_E || r_e$$


$$Z_o = R_C$$

$$V_{o} = -I_{o}R_{c} = -(-I_{c})R_{c} = \alpha I_{e}R_{c}; I_{e} = (V_{i}/r_{e})$$

$$V_0 = \alpha (V_i / r_e) R_C$$

$$A_v = \frac{V_o}{V_i} = \frac{\alpha R_C}{r_e} \cong \frac{R_C}{r_e}$$

$$A_i = \frac{I_o}{I_i} = -\alpha \cong -1$$





For the network


a. re.

b. Zi.

c. Zo.

d. av.

e. ai.



Solution:

a.
$$I_E = \frac{V_{EE} - V_{BE}}{R_E} = \frac{2 \text{ V} - 0.7 \text{ V}}{1 \text{ k}\Omega} = \frac{1.3 \text{ V}}{1 \text{ k}\Omega} = 1.3 \text{ mA}$$

$$r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{1.3 \text{ mA}} = 20 \Omega$$


b.
$$Z_i = R_E || r_e = 1 \text{ k}\Omega || 20 \Omega$$

= **19.61** $\Omega \cong r_e$

c.
$$Z_o = R_C = 5 \,\mathrm{k}\Omega$$

d.
$$A_v \cong \frac{R_C}{r_e} = \frac{5 \text{ k}\Omega}{20 \Omega} = 250$$


e.
$$A_i = -0.98 \cong -1$$




Summary Table


Configuration	Z_i	Z_o	A_{v}	A_i
Fixed-bias:	Medium (1 k Ω)	Medium (2 k Ω)	High (-200)	High (100)
$ \begin{array}{c c} & I_{o} \\ \hline & R_{B} \\ \hline & Z_{o} \\ \hline & Z_{o} \\ \hline \end{array} $	$= R_B \ \beta r_e \ $ $\cong \beta r_e \ $ $(R_B \ge 10 \beta r_e)$	$= \boxed{R_C \ r_o}$ $\cong \boxed{R_C}$ $(r_o \ge 10R_C)$	$= \boxed{-\frac{(R_C r_o)}{r_e}}$ $\cong \boxed{-\frac{R_C}{r_e}}$ $(r_o \ge 10R_C)$	$= \boxed{\frac{\beta R_B r_o}{(r_o + R_C)(R_B + \beta r_e)}}$ $\cong \boxed{\beta}$ $(r_o \ge 10R_C, R_B \ge 10\beta r_e)$
Voltage-divider	Medium (1 kΩ)	Medium (2 kΩ)	High (-200)	High (50)
bias: R_1 R_2 R_2 R_2 R_2 R_2 R_2 R_2 R_3 R_4 R_5 R_6 R_7 R_8	$= \boxed{R_1 \ R_2 \ \beta r_e}$	$= \boxed{R_C \ r_o}$ $\cong \boxed{R_C}$ $(r_o \ge 10R_C)$	$= \boxed{-\frac{R_C \ r_o}{r_e}}$ $\cong \boxed{-\frac{R_C}{r_e}}$ $(r_o \ge 10R_C)$	$= \frac{\beta(R_1 R_2) r_o}{(r_o + R_C)(R_1 R_2 + \beta r_e)}$ $\cong \frac{\beta(R_1 R_2)}{R_1 R_2 + \beta r_e}$ $(r_o \ge 10R_C)$

Summary Table



Summary Table






- A major component of the FET AC model is the fact that an AC voltage applied to the input gate-to-source terminals will control the currents from the drain to source terminals, that is:
 - The gate-to-source voltage controls the drain-to-source (channel) current of a JFET
- Considering Shockley's equation

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$


• From the equation, the change in I_D will result from a change in V_{GS} that can be determined using the **transconductance factor**, $\mathbf{g_m}$, in the following relationship

$$\Delta I_D = g_m \Delta V_{GS}$$



- The prefix "trans" shows that it establishes a relationship between an output and input quantity.
- Conductance is the current-tovoltage ratio similar to the conductance of a resistor (1/R).
- Solving for the transconductance:

$$g_m = rac{\Delta I_D}{\Delta V_{GS}}$$
 $oldsymbol{g_m} = rac{2 I_{DSS}}{|V_P|} igg(1 - rac{V_{GS}}{V_P} igg)$




- Solving g_m is same as finding the AC resistance of the diode that is:
 - The derivative of a function at a point is equal to the slope of the tangent line drawn at that point.
- Taking the derivative of I_D with respect to V_{GS} (using Shockley's equation)

$$I_{D} = I_{DSS} \left(1 - \frac{V_{GS}}{V_{P}} \right)^{2}$$

$$g_{m} = \frac{dI_{D}}{dV_{GS}} = \frac{d}{dV_{GS}} \left[I_{DSS} \left(1 - \frac{V_{GS}}{V_{P}} \right)^{2} \right]$$

$$= 2I_{DSS} \frac{d}{dV_{GS}} \left(1 - \frac{V_{GS}}{V_{P}} \right) = I_{DSS} \left(1 - \frac{V_{GS}}{V_{P}} \right) \left(0 - \frac{1}{V_{P}} \right)$$

$$g_{m} = \frac{2I_{DSS}}{|V_{P}|} \left(1 - \frac{V_{GS}}{V_{P}} \right)$$



JFET AC Equivalent Model


 The input impedance of all commercially available JFETs is very large such that we could assume that the input terminal is an open-circuit

•
$$Z_i = \infty \Omega$$


• The output impedance typically appears in datasheets as g_{os} or y_{os} with a unit of S (siemens). In equation form:


•
$$Z_0 = r_d = \frac{1}{g_{os}} = \frac{1}{y_{os}}$$


• The control of I_D by V_{GS} is represented by a current source $g_m V_{GS}$. It is pointing from drain to source to establish a 180° phase shift between output and input voltages.




JFET AC Equivalent Circuit











Parameters to be obtained:

Z_i - input impedance

 Z_0 – output impedance

A_V – Voltage gain

$$Z_i = R_G$$


$$egin{aligned} oldsymbol{Z_o} &= oldsymbol{R_D} || oldsymbol{r_d} \ & If \ r_d \geq 10 R_D \ ; oldsymbol{Z_o} \cong oldsymbol{R_D} \end{aligned}$$


$$V_{o} = -g_{m}V_{GS}(r_{d}||R_{D}); V_{GS} = V_{i}$$


$$V_o = -g_m V_i(r_d || R_D)$$

$$A_{v} = \frac{V_{o}}{V_{i}} = -g_{m} \left(r_{d} || R_{D} \right)$$


If
$$r_d \geq 10R_D$$
; $A_v = -g_m R_D$







- The fixed-bias configuration had an operating point defined by VGSQ = -2 V and IDQ = 5.625 mA, with IDSS = 10 mA and VP = -8 V. The network is redrawn with an applied signal Vi. The value of yos is provided as 40 μ S.
- a. Determine gm.
- b. Find rd.
- c. Determine Zi.
- d. Calculate Zo.
- e. Determine the voltage gain Av.
- f. Determine Av ignoring the effects of rd.





Solution:

a.
$$g_{m0} = \frac{2I_{DSS}}{|V_P|} = \frac{2(10 \text{ mA})}{8 \text{ V}} = 2.5 \text{ mS}$$

 $g_m = g_{m0} \left(1 - \frac{V_{GS_Q}}{V_P} \right) = 2.5 \text{ mS} \left(1 - \frac{(-2 \text{ V})}{(-8 \text{ V})} \right) = 1.88 \text{ mS}$

b.
$$r_d = \frac{1}{y_{os}} = \frac{1}{40 \,\mu\text{S}} = 25 \,\text{k}\Omega$$

c.
$$Z_i = R_G = 1 M\Omega$$


d.
$$Z_o = R_D || r_d = 2 k\Omega || 25 k\Omega = 1.85 k\Omega$$


e.
$$A_v = -g_m(R_D || r_d) = -(1.88 \text{ mS})(1.85 \text{ k}\Omega)$$

= -3.48


f.
$$A_v = -g_m R_D = -(1.88 \text{ mS})(2 \text{ k}\Omega) = -3.76$$


As demonstrated in part (f), a ratio of 25 k Ω :2 k Ω = 12.5:1 between r_d and R_D results in a difference of 8% in the solution.













Parameters to be obtained:

Z_i - input impedance

 Z_0 – output impedance

A_V – Voltage gain

$$Z_i = R_1 || R_2$$


$$egin{aligned} oldsymbol{Z_o} &= oldsymbol{R_D} || oldsymbol{r_d} \ & If \ r_d \geq 10 R_D \ ; oldsymbol{Z_o} \cong oldsymbol{R_D} \end{aligned}$$


$$V_o = -g_m V_{GS}(r_d || R_D); V_{GS} = V_i$$

$$V_o = -g_m V_i(r_d || R_D)$$


$$A_v = \frac{V_o}{V_i} = -g_m \left(r_d || R_D \right)$$


If
$$r_d \geq 10R_D$$
; $A_v = -g_m R_D$






JFET Self Bias Configuration (Bypassed R_s)






JFET Self Bias Configuration (Bypassed R_s)



JFET Self Bias Configuration (Bypassed R_s)



JFET Self Bias Configuration (Bypassed

Parameters to be obtained:

Z_i - input impedance

 Z_0 – output impedance

A_V - Voltage gain

$$Z_i = R_G$$


$$egin{aligned} oldsymbol{Z_o} &= oldsymbol{R_D} || oldsymbol{r_d} \ & If \ r_d \geq 10 R_D \ ; oldsymbol{Z_o} \cong oldsymbol{R_D} \end{aligned}$$

$$V_{o} = -g_{m}V_{GS}(r_{d}||R_{D}); V_{GS} = V_{i}$$

$$V_o = -g_m V_i(r_d || R_D)$$


$$A_{v} = \frac{V_{o}}{V_{i}} = -g_{m} \left(r_{d} || R_{D} \right)$$


If
$$r_d \geq 10R_D$$
 ; $A_v = -g_m R_D$





JFET Self Bias Configuration (Unbypassed R_s)








JFET Self Bias Configuration (Unbypassed R_s) with r_d

$$Z_{i} = R_{G}$$

$$Z_{O} = \frac{\left[1 + g_{m}R_{S} + \frac{R_{S}}{r_{d}}\right]}{\left[1 + g_{m}R_{S} + \frac{R_{S}}{r_{d}} + \frac{R_{D}}{r_{d}}\right]} R_{D}$$

$$A_{V} = -\frac{g_{m}R_{D}}{1 + g_{m}R_{S} + \frac{R_{D} + R_{S}}{r_{d}}}$$



D-MOSFET and E-MOSFET Small Signal Modelling

The small signal analysis for D-MOSFET and E-MOSFET is same as JFET

• For E-MOSFET; $g_m = 2k(V_{GSQ} - V_{GS(Th)})$

