# YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING

# INTRODUCTION TO DIGITAL SYSTEMS LABORATORY- LAB #3 Fall 2021

# **Objective:**

Sequential Circuit Design and Implementation at Register-Transfer Level (RTL).

#### **General Information:**


In this lab, you will design, simulate, and then implement sequential circuits which are described at register-transfer level. You are going to use Verilog hardware description language (HDL) both to model your design and simulate it.

### Lab Equipment:

Xilinx ISE Design Suite, Digilent Basys2 or Nexys2 or Nexys4 board.

### Design #1: 1-digit up-down counter

Figure below shows the block diagram of 1-digit up-down counter design. Notice that there are **clk** (**clock**) and **rst** (**reset**) signals in the design.



#### **Procedure:**

- 1. Create a new folder named lab\_4 under Desktop folder.
- 2. Invoke Xilinx ISE Design Suite.
- 3. Create a new project.
  - a. Click on New Project... under File menu.
  - b. Set the project name, location, and working directory as follows:
    - i. Name:

up\_down\_counter

ii. Location:


 $C:\Users\<\USER>\Desktop\lab\_4\up\_down\_counter$ 

iii. Working Directory:


C:\Users\<USER>\Desktop\lab\_3\up\_down\_counter

c. In Project Settings window, set Family, Device, and Package as follows:


i. If you got Basys2 Board:



ii. If you got Nexys2 Board:



iii. If you got Nexys4 Board:



- d. Don't change anything in Project Settings window. Just click on Next.
- e. Check Project Summary window to make sure that your project settings are correct. After that, click on Finish.
- 4. Create a new source file to describe the top design.
  - a. Click on **New Source...** under Project menu.
  - b. Select **Verilog Module** and set File name as **top** in Select Source Type window.
  - c. Don't change anything in Define Module window. Just click on Next.
  - d. Check Summary window to make sure that your module settings are correct. After that, click on Finish.
- 5. Complete the module as in the following figure and then click on button to save your design.


```
rimescale lns / lps
module top(clk, rst, up_down, sseg, anode);
input clk, rst, up_down;
output [7:0] sseg;
output [3:0] sseg;
output [3:0] anode;

wire [3:0] digit_1;
wire [7:0] sseg_1;
wire enable;


up_down_counter inst_1(.clk(clk), .rst(rst), .enable(enable), .up_down(up_down), .digit_1(digit_1));

ssd_decoder_unit inst_2(.bcd(digit_1), .ssd(sseg_1));
slowdown_unit inst_3(.clk(clk), .rst(rst), .enable(enable));
scan_unit inst_4(.clk_s(clk), .rst_s(rst), .sseg_s({24'hfffffff, sseg_1}), .anode_s(anode), .sout_s(sseg));
endmodule
```

- 6. Download **ssd\_decoder\_unit**, **slowdown\_unit**, and **scan\_unit** modules from COADSYS as **.v** files and add them into the design.
  - a. Click on Add Copy of Source... under Project menu.



b. Select the downloaded Verilog files and click on Open and then click on OK.




- 7. Create a new source file to describe the up\_down\_counter design.
  - a. Click on New Source... under Project menu.
  - b. Select **Verilog Module** and set File name as **up\_down\_counter** in Select Source Type window.
  - c. Don't change anything in Define Module window. Just click on Next.
  - d. Check Summary window to make sure that your module settings are correct. After that, click on Finish.
- 8. Complete the module as in the following figure and then click on save your design.


```
module up_down_counter(clk, rst, enable, up_down, digit_1);
   input clk, rst, enable, up_down;
   output reg [3:0] digit_1;
   reg [3:0] digit_1_next;
   always @(posedge clk) begin
      if(rst == 1'b1) begin //RESET
         digit_1 <= 4'b0000;
      end
      else begin
         digit_1 <= digit_1_next;
      end
   end
   always @(*) begin
      if(up_down == 1'b1 && enable == 1'b1) begin // COUNT UP
         if(digit_1 == 4'b1001) begin
            digit_1_next = 4'b00000;
         else begin
            digit_1_next = digit_1 + 1'b1;
         end
      end
      else begin
         digit_1_next = digit_1;
      end
   end
endmodule
```

- 9. Create a new source file to describe the user constraints of top design.
  - e. Click on New Source... under Project menu.
  - f. Select Implementation Constraints File and set Filename as top in Select Source Type window. After that, click on Next.
  - g. Click on Finish to add the file into your project.
- 10. Add the following clock constraint to the **top.ucf** file and use the below figures to describe the user constraints of your top design.


```
NET "clk" LOC = "B8"; # (FOR BASYS2 AND NEXYS2)
NET "clk" LOC = "E3" | IOSTANDARD = "LVCMOS33"; # (FOR NEXYS4)
```



Nexys2 Circuit Figure




Nexys4 Circuit Figure



- 11. While on **Implementation** view, click on **Implementation** to start implementing the design.
- 12. After **Implementation** is completed click on **Generate Programming File** to generate ".bit" file.
- 13. After connecting the FPGA board to the computer and it is powered on, invoke Digilent Adept.




14. After invoking Adept Select "top.bit" from the project folder using browse and then press Program button.



15. After Program is successfully loaded to the FPGA board, check whether your design works properly.

# Design #2: 4-digit counter

Figure below shows the block diagram of 4-digit counter design. To see how the design works, watch the video on COADSYS.



Since we are dealing with a sequential circuit, we need to input a clock signal to our design. In our case, we will use a

- 50 MHz (20 ns) clock signal (for Basys2 and Nexys2)
- 100 MHz (10 ns) clock signal (for Nexys4)

while implementing our design.

#### **Procedure:**

- 1. Create a new project.
  - f. Click on New Project... under File menu.
  - g. Set the project name, location, and working directory as follows:
    - i. Name:

counter\_4\_digit

ii. Location:


C:\Users\<USER>\Desktop\lab\_4\counter\_4\_digit

iii. Working Directory:


C:\Users\<USER>\Desktop\lab\_3\counter\_4\_digit

h. In Project Settings window, set Family, Device, and Package as follows:


i. If you got Basys2 Board:



ii. If you got Nexys2 Board:




iii. If you got Nexys4 Board:




- i. Don't change anything in Project Settings window. Just click on Next.
- j. Check Project Summary window to make sure that your project settings are correct. After that, click on Finish.
- 2. Create a new source file to describe the top design.
  - e. Click on New Source... under Project menu.
  - f. Select **Verilog Module** and set File name as **top** in Select Source Type window.
  - g. Don't change anything in Define Module window. Just click on Next.
  - h. Check Summary window to make sure that your module settings are correct. After that, click on Finish.
- 3. Complete the module as in the following figure and then click on button to save your design.

```
1 'timescale 1ns / 1ps
   module top(clk, rst, up down, sseg, anode);
 2
 3
       input clk, rst, up down;
 4
 5
       output [7:0] sseg;
       output [3:0] anode;
 6
 7
       wire [3:0] digit 1, digit 2, digit 3, digit 4;
 8
       wire [7:0] sseg_1,sseg_2,sseg_3,sseg_4;
 9
       wire enable;
10
11
       up_down_counter instance_up_down_counter(.clk(clk),
12
                                                  .rst (rst),
13
14
                                                  .enable(enable),
15
                                                  .up down (up down) ,
                                                  .digit 1 (digit 1),
16
                                                  .digit 2 (digit 2),
17
                                                  .digit 3(digit 3),
18
                                                  .digit_4(digit_4));
19
20
       ssd decoder unit instance ssd decoder 1(.bcd(digit 1), .ssd(sseg 1));
21
       ssd decoder unit instance ssd decoder 2(.bcd(digit 2), .ssd(sseg 2));
22
23
       ssd decoder unit instance ssd decoder 3(.bcd(digit 3), .ssd(sseg 3));
       ssd decoder unit instance ssd decoder 4(.bcd(digit 4), .ssd(sseg 4));
24
25
       slowdown unit instance slowdown(.clk(clk), .rst(rst), .enable(enable));
26
27
28
       scan unit instance scan(.clk s(clk),
29
                                .rst s(rst),
                                .sseg s({sseg 4,sseg 3,sseg 2,sseg 1}),
30
                                .anode_s(anode),
31
32
                                .sout s(sseg));
33
34 endmodule
```

- 4. Download **ssd\_decoder\_unit**, **slowdown\_unit**, and **scan\_unit** modules from COADSYS as **.v** files and add them into the design.
  - c. Click on Add Copy of Source... under Project menu.



d. Select the downloaded Verilog files and click on Open and then click on OK.




- 5. Create a new source file to describe the up\_down\_counter design.
  - h. Click on New Source... under Project menu.
  - i. Select **Verilog Module** and set File name as **up\_down\_counter** in Select Source Type window.
  - j. Don't change anything in Define Module window. Just click on Next.
  - k. Check Summary window to make sure that your module settings are correct. After that, click on Finish.
- 6. Complete the module as in the following figure and then click on save your design.


```
module up down counter(clk, rst, enable, up down, digit 1, digit 2, digit 3, digit 4);
   input clk, rst, enable, up down;
   output reg [3:0] digit 1, digit 2, digit 3, digit 4;
   reg [3:0] digit 1 next, digit 2 next, digit 3 next, digit 4 next;
   always @(posedge clk) begin
      if(rst == 1'b1) begin //RESET
         //TODO
      end
      else begin
        //TODO
      end
   end
   always @(*) begin
      if(up down == 1'b1 && enable == 1'b1) begin // COUNT UP
      end
      else if (up down == 1'b0 && enable == 1'b1) begin // COUNT UP
        //TODO
      else begin
         //TODO
      end
   end
endmodule
```


- 7. Edit the **slowdown\_unit** module that you get from COADSYS so that enable will be set every **100ms**.
- 8. Create a new source file to describe the user constraints of top design.
  - 1. Click on New Source... under Project menu.
  - m. Select **Implementation Constraints File** and set Filename as **top** in Select Source Type window. After that, click on Next.
  - n. Click on Finish to add the file into your project.
- 9. Add the following clock constraint to the **top.ucf** file and use the below figures to describe the user constraints of your top design.

```
NET "clk" LOC = "B8"; # (FOR BASYS2 AND NEXYS2)
NET "clk" LOC = "E3"; # (FOR NEXYS4)
```

**Basys2 Circuit Figure** 








- 10. While on **Implementation** view, click on **Implementation** to start implementing the design.
- 11. After **Implementation** is completed click on **Generate Programming File** to generate ".bit" file.

12. After connecting the FPGA board to the computer and it is powered on, invoke Digilent Adept.



13. After invoking Adept Select "top.bit" from the project folder using browse and then press Program button.



14. After Program is successfully loaded to the FPGA board, check whether your design works properly.