YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING

INTRODUCTION TO DIGITAL SYSTEMS LABORATORY- LAB #5 Fall 2021

Objective:

Sequential Circuit Design and Implementation at Register-Transfer Level (RTL).

General Information:

In this lab, you will design and implement sequential circuits which are described at register-transfer level. You are going to use Verilog hardware description language (HDL) both to model your design and implement it.


Lab Equipment:

Xilinx ISE Design Suite, Digilent Basys2 or Nexys2 or Nexys4 board.

Design #1: Seven-Segment Banner

Figure below shows the block diagram of seven-segment banner design. Notice that there are **clk** (**clock**) and **rst** (**reset**) signals in the design. There are also a read-only memory (ROM) and a state machine within the design.

top



Procedure:

- 1. Create a new folder named lab_5 under Desktop folder.
- 2. Invoke Xilinx ISE Design Suite.
- 3. Create a new project.
 - a. Click on New Project... under File menu.
 - b. Set the project name, location, and working directory as follows:
 - i. Name:

rotating_banner

ii. Location:


 $C: \lab_5 \cap banner$

iii. Working Directory:


C:\Users\<USER>\Desktop\lab_5\rotating_banner

c. In Project Settings window, set Family, Device, and Package as follows:


i. If you got Basys2 Board:



ii. If you got Nexys2 Board:




iii. If you got Nexys4 Board:




- d. Don't change anything in Project Settings window. Just click on Next.
- e. Check Project Summary window to make sure that your project settings are correct. After that, click on Finish.
- 4. Create a new source file to describe the top design.
 - a. Click on New Source... under Project menu.
 - b. Select **Verilog Module** and set File name as **top** in Select Source Type window.
 - c. Don't change anything in Define Module window. Just click on Next.
 - d. Check Summary window to make sure that your module settings are correct. After that, click on Finish.
- 5. Complete the module as in the following figure and then click on button to save your design.

```
`timescale 1ns / 1ps
module top(clk, rst, sseg, anode);
input clk, rst;
output [7:0] sseg;
output [3:0] anode;
wire enable;
reg [4:0] addr;
wire [7:0] dout;
reg [3:0] state_current, state_next;
always@(posedge clk) begin
  if(rst) begin
     state current <= 0;
   end
   else begin
     state_current <= state_next;
   end
end
always@(*) begin
  state next = state current;
   case(state current)
      0: begin
         addr = 30;
         if(enable == 1'b1) begin
            state next = 1;
         end
      end
      default: begin
        addr = 0;
      end
   endcase
end
assign sseg = dout;
assign anode = 4'b0000;
slowdown_unit inst_1(.clk(clk), .rst(rst), .enable(enable));
character rom inst 2(
 .clka(clk), // input clka
  .addra(addr), // input [4:0] addra
  .douta(dout) // output [7 : 0] douta
);
endmodule
```

- 6. Download **slowdown_unit** module from COADSYS as **.v** files and add them into the design.
 - a. Click on Add Copy of Source... under Project menu.




- b. Select the downloaded Verilog files and click on Open and then click on OK.
- 7. Create a new source file to describe the character_rom design.
 - a. Click on New Source... under Project menu.
 - b. Select IP (CORE Generator & Architecture Wizard) and set File name as character_rom in Select Source Type window and then click on Next.




c. Select Block Memory Generator under RAMs & ROMs of Memories & Storage Elements. Click on Next and then Finish.


d. Skip the first page by clicking on Next.




e. Select **Single Port ROM** as Memory Type on the second page and click on Next.



f. Set **Read Width** as **8** and **Read Depth** as **30** on the third page and then click on Next.





g. Check the **Loan Init File** option on the fourth page and set the name of **Coe File** as **character_rom.coe** (Download **character_rom.coe** file from COADSYS). Then click on Generate.




- h. After character_rom file is generated, click on character_rom module inst_2 character_rom (character_rom.xco) and then View HDL Instantiation Template under Core Generator View HDL Instantiation Temp... window.
- 8. Create a new source file to describe the user constraints of top design.
 - i. Click on New Source... under Project menu.
 - j. Select **Implementation Constraints File** and set Filename as **top** in Select Source Type window. After that, click on Next.
 - k. Click on Finish to add the file into your project.
- 9. Add the following clock constraint to the **top.ucf** file and use the below figures to describe the user constraints of your top design.

```
NET "clk" LOC = "B8"; # (FOR BASYS2 AND NEXYS2)
NET "clk" LOC = "E3" | IOSTANDARD = "LVCMOS33"; # (FOR NEXYS4)
```








- 10. While on **Implementation** view, click on **Implementation** to star implementing the design.
- 11. After Implementation is completed click on Generate Programming File to

generate ".bit" file.

12. After connecting the FPGA board to the computer and it is powered on, invoke Digilent Adept.



13. After invoking Adept Select "top.bit" from the project folder using browse and then press Program button.




14. After Program is successfully loaded to the FPGA board, check whether your design works properly.

Design #2: Seven-Segment Banner

Figure below shows the block diagram of seven-segment banner design. Notice that there are **clk** (**clock**) and **rst** (**reset**) signals in the design. There are also a memory (RAM) and a state machine within the design.

top



Procedure:

- 1. Create a new folder named lab_6 under Desktop folder.
- 2. Invoke Xilinx ISE Design Suite.
- 3. Create a new project.
 - a. Click on New Project... under File menu.
 - b. Set the project name, location, and working directory as follows:
 - i. Name:

rotating_banner

ii. Location:


 $C: \lab_6 \land cating_banner$

iii. Working Directory:


C:\Users\<USER>\Desktop\lab_6\rotating_banner

c. In Project Settings window, set Family, Device, and Package as follows:


i. If you got Basys2 Board:



ii. If you got Nexys2 Board:



iii. If you got Nexys4 Board:




- d. Don't change anything in Project Settings window. Just click on Next.
- e. Check Project Summary window to make sure that your project settings are correct. After that, click on Finish.
- 4. Create a new source file to describe the top design.
 - a. Click on New Source... under Project menu.
 - b. Select **Verilog Module** and set File name as **top** in Select Source Type window.
 - c. Don't change anything in Define Module window. Just click on Next.
 - d. Check Summary window to make sure that your module settings are correct. After that, click on Finish.
- 5. Complete the module as in the following figure and then click on button to save your design.


```
module top(clk, rst, sseg, anode);
input clk, rst;
output [7:0] sseg;
output [3:0] anode;
wire enable;
reg [2:0] addr;
reg we;
reg [7:0] din;
wire [7:0] dout;
reg [3:0] state_current, state_next;
always@(posedge clk) begin
   if(rst) begin
      state_current <= 0;
   end
   else begin
      state_current <= state_next;
   end
end
```

```
always@(*) begin
   state_next = state_current;
   addr = 0;
   we = 0;
   din = 0;
   case (state_current)
      0: begin
         addr = 0;
        we = 1;
         din = 8'b01100011;
         state_next = 1;
      end
   endcase
end
assign sseg = dout;
assign anode = 4'b0000;
slowdown_unit inst_1(.clk(clk), .rst(rst), .enable(enable));
character_ram inst_character_ram (
 .clka(clk), // input clka
 .wea(we), // input [0 : 0] wea
 .addra(addr), // input [2 : 0] addra
  .dina(din), // input [7 : 0] dina
  .douta(dout) // output [7 : 0] douta
);
endmodule
```


- 6. Download **slowdown_unit** module from COADSYS as **.v** files and add them into the design.
 - a. Click on Add Copy of Source... under Project menu.




- b. Select the downloaded Verilog files and click on Open and then click on OK.
- 7. Create a new source file to describe the character_rom design.
 - a. Click on New Source... under Project menu.
 - b. Select **IP** (**CORE Generator** & **Architecture Wizard**) and set File name as **character_ram** in Select Source Type window and then click on Next.




- c. Select Block Memory Generator under RAMs & ROMs of Memories & Storage Elements. Click on Next and then Finish.
- d. Skip the first page by clicking on Next.



e. Select **Single Port RAM** as Memory Type on the second page and click on Next.





f. Set Write Width as 8 and Write Depth as 8 on the third page and then click on Generate.




8. Add the following clock constraint to the **top.ucf** file and use the below figures to describe the user constraints of your top design.

```
NET "clk" LOC = "B8"; # (FOR BASYS2 AND NEXYS2)
NET "clk" LOC = "E3" | IOSTANDARD = "LVCMOS33"; # (FOR NEXYS4)
```








- 9. While on **Implementation** view, click on **Implementation** to start implementing the design.
- 10. After Implementation is completed click on Generate Programming File to

generate ".bit" file.

11. After connecting the FPGA board to the computer and it is powered on, invoke Digilent Adept.



12. After invoking Adept Select "top.bit" from the project folder using browse and then press Program button.



13. After Program is successfully loaded to the FPGA board, check whether your design works properly.

CHARACTER MAP of character_rom module

ADDRESS	DATA
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	A
11	b
12	С
13	d
14	Е

ADDRESS	DATA
15	F
16	gg
17	h
18	1
19	j
20	L
21	n
22	О
23	P
24	r
25	S
26	t
27	u
28	у
29	Z