

# PWM Configurable


Trabajo integrador del curso Circuitos Lógicos Programables

**Autor:** 

#### PWM: Introducción


- Duty Cycle = Ton / (Ton + Toff)
- F(sys) (~MHz) >> F(pwm) (~KHz)
- Número de pulsos del clock dentro de un período:
  - T(pwm) = Clk Cnt = F(sys) / F(pwm)
- Dado una resolución N en bits, se calcula la cuenta de duty cycle:
  - Duty Cycle Cnt = Clk Cnt \* Duty Cycle(input) / ( 2 ^ N )

# PWM: Duty Cycle



#### VHDL: Diseño

 Se toma como período PWM la mitad del pulso para evitar los flancos de la señal.



## VHDL: Código fuente

- Jerarquía plana => pwm.vhd
- Entidad:

```
entity pwm is
   generic(
       sys freq : integer := 50e6;
    pwm freq : integer := 100e3;
       pwm bits : integer := 4
   port (
       clk i : in std logic;
       rst i : in std logic;
       ena i : in std logic;
       duty i : in std logic vector(pwm bits-1 downto 0);
       out o : out std logic
end;
```

# VHDL: Código fuente


Arquitectura:

```
architecture pwm arq of pwm is
   constant pwm period : integer := sys freq/pwm freq;
   signal count : integer range 0 to pwm period - 1 := 0;
   signal half duty : integer range 0 to pwm period/2 := 0;
   process(clk i, rst i)
    if (rst i = '1') then
           count <= 0;
           out o <= '0';
      elsif rising edge(clk i) then
           if (ena i = '1') then
               half duty <= to integer(unsigned(duty i))*pwm period/(2**pwm bits)/2;
           if (count = pwm period - 1) then
               count <= 0;
               count <= count + 1:
          if (count = half duty) then
               out o <= '0';
           elsif (count = pwm period - half duty) then
              out o <= '1';
   end process;
```


## VHDL: Código de banco de pruebas

```
clk tb <= not clk tb after 10 ns;
rst tb <= '0' after 50 us;
ena tb <= '0' after 150 us, '1' after 200 us, '0' after 900 us;
duty tb <= std logic vector(to unsigned(26, pwm bits tb)) after 50 us,
           std logic vector(to unsigned(52, pwm bits tb)) after 100 us,
           std logic vector(to unsigned(128, pwm bits tb)) after 250 us,
           std logic vector(to unsigned(255, pwm bits tb)) after 400 us,
           std logic vector(to unsigned(212, pwm bits tb)) after 600 us,
           std logic vector(to unsigned(174, pwm bits tb)) after 700 us,
           std logic vector(to unsigned(100, pwm bits tb)) after 800 us;
DUT: pwm
    generic map(
        sys freq => sys freq tb,
        pwm freq => pwm freq tb,
        pwm bits => pwm bits tb
    port map(
                => clk tb,
        rst i
               => rst tb,
        ena i => ena tb,
        duty i => duty tb,
        out o => out tb
```


#### Simulación




# Simulación



#### Vivado: Diseño Elaborado



#### Vivado: Síntesis



#### Vivado: Constraints

```
*********
2 # Arty Z7 Pin Assignments
5 : # Duty Cycle
 6 | set property -dict {PACKAGE PIN T14 IOSTANDARD LVCMOS33} [get ports {duty i[0]}]
7 set property -dict {PACKAGE PIN Ul2 IOSTANDARD LVCMOS33} [get ports {duty i[1]}]
8 set property -dict {PACKAGE PIN U13 IOSTANDARD LVCMOS33} [get ports {duty i[2]}]
9 set property -dict {PACKAGE PIN V13 IOSTANDARD LVCMOS33} [get ports {duty i[3]}]
10 set property -dict {PACKAGE PIN V15 IOSTANDARD LVCMOS33} [get ports {duty i[4]}]
11 set property -dict {PACKAGE PIN T15 IOSTANDARD LVCMOS33} [get ports {duty i[5]}]
12 | set property -dict {PACKAGE PIN R16 IOSTANDARD LVCMOS33} [get ports {duty i[6]}]
13 | set property -dict {PACKAGE PIN U17 IOSTANDARD LVCMOS33} [get ports {duty i[7]}]
14
15 # CLK source 50 MHz
16 set property -dict {PACKAGE PIN H16 IOSTANDARD LVCMOS33} [get ports clk i]
17
18 : # Rst Btn
19; set_property -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS33} [get_ports rst_i]
21 # Ena Btn
   set property -dict {PACKAGE PIN D19 IOSTANDARD LVCMOS33} [get ports ena i]
23
24 ! # PWM
   set property -dict {PACKAGE PIN Y18 IOSTANDARD LVCMOS33} [get ports out o]
28 # Arty Z7 Timing Assignments
30
31 # define clock and period
32 | create clock -period 20.000 -name clk pin -waveform {0.000 10.000} [get ports clk i]
33
34 :
```

# Vivado: Implementación y Depuración

