




#### Notes:

1. All resistors and NP caps 1206.
2. Polarized caps are 16V.
3. J1, J2 are single row 0.1" headers.
4. FE\_GND and Signal GND must be tied at power source.

#### Revisions:

- 01/06/09
1. Fixed pin swap on OPA34344 symbol.
2. Changed resistor values to increase input voltages to ADC.
3. Changed DA2450 footprint (wider).
4. Swapped CH C & D on DS2450.
- 01/26/09
5. Revised Resistor values back, closer to original.
6. Flipped J1 pinout and put J2, J2 on bottom of board.
- 01/27/09
7. Revised Resistor values to give nominal 2.25V, 2.50V, 2.75V, and 3.00V outputs. This required revising Vref to 2.50V.
- 01/07/10
8. Revised numerous resistor values, input signals, and channel numbers to reflect changes made during prototyping.



<div>EDL</div> <div>Electronics Design Laboratory</div>			<div>Electronics Design Laboratory</div> <div>124 Burt Hall Kansas State University Manhattan, KS 66506-0400 785-532-7826</div>		
			<div>Project:</div> <div>HEP Voltage Monitor (FEMON)</div>		
<div>Project Code:</div> <div>HEP071</div>			<div>Page Title:</div> <div>Voltage Monitor Board Version 2</div>		
<div>Designer:</div> <div>tjs/GHS</div>			<div>Page Date:</div> <div>Friday, January 15, 2010</div>		<div>Approval:</div> <div>tjs</div>
<div>CAGE Code:</div> <div>4B817</div>	<div>Rev.</div> <div>2.0</div>	<div>Size:</div> <div>B</div>	<div>Design Date:</div> <div>Friday, January 15, 2010</div>		<div>Sheet</div> <div>1</div> <div>of</div> <div>1</div>