

RTDSP Lab 4

Yong Wen Chua (ywc110) & Ryan Savitski (rs5010)

Declaration

Declaration: We confirm that this submission is our own work. In it, we give references and citations whenever we refer to or use the published, or unpublished, work of others. We are aware that this course is bound by penalties as set out in the College examination offenses policy.

Signed: Yong Wen Chua & Ryan Savitski

Contents

1	Matlab Filter Design	3
1.1	Coefficients	3
1.2	Frequency Response	3
2	Non-Circular Buffer FIR Filter	5
2.1	Code Description	5
2.2	Oscilloscope Traces	5
2.3	Code Performance	8
3	Circular Buffer FIR Filter	9
3.1	Naive Implementation	9
3.1.1	Code Description	9
3.1.2	Code Performance	9
3.2	Optimised Implementation	10
3.2.1	Code Operation	10
3.2.2	Code Performance	11
3.2.3	Spectrum Analyser Output	12

4	Assembly Implementation	13
4.1	Linear Implementation	14
4.1.1	Code Operation	14
4.1.2	Code Performance	14
4.2	Optimised Implementation	15
4.2.1	Optimisation Techniques	15
4.2.2	Code Operation	15
4.2.3	Code Performance	20
4.2.4	Spectrum Analyser Traces	21
5	Compiler Optimisation	22
5.1	Level 0 Optimisation	22
5.2	Level 2 Optimisation	23
A	Code Listings	24
A.1	Matlab Code for Filter Generation	24
A.2	Non-Circular Buffer	25
A.3	Naive Implementation for a Circular Buffer	27
A.4	Optimised Circular Buffer Implementation	30
A.5	Assembly Implementation	33
A.5.1	C File	33
A.5.2	Linear Assembly Implementation	36
A.5.3	Optimised Assembly Implementation	38

1 Matlab Filter Design

The transition bands used in this lab are: 260 Hz -> 450 Hz and 2250 Hz -> 2500 Hz (choice was made before the spec was changed). The Matlab code used to generate the listing is given in section A.1.


1.1 Coefficients

The coefficients generated by the Order 87 filter (with 88 coefficients) are given below. Note that the filter is linear phase and the coefficients are thus symmetric.

-5.6238234861581632e-03	-4.8142851508671362e-03	3.2377476053097676e-03	5.2623077366623777e-03
3.8327678023773130e-04	2.5228524080704710e-03	6.6427594305550220e-03	2.0191540917237553e-03
6.0838154216067970e-04	6.0195074513261972e-03	2.2588854699456557e-03	-4.0581656174741142e-03
1.1053698037032480e-03	8.7570330682306904e-04	-9.4389095569342232e-03	-6.7133371831993478e-03
-4.4912094561377273e-04	-1.0781141008779919e-02	-1.2833025044814740e-02	7.4357338553088497e-04
-3.6475744956566657e-03	-1.2285472406529016e-02	4.9069216133462504e-03	1.1791976942964414e-02
-3.5124996299853682e-03	8.4328459566069963e-03	2.8242140033990469e-02	9.5414427887197482e-03
4.6527705138212187e-03	3.3181195014207174e-02	1.9161471979520985e-02	-1.1640938381470692e-02
1.4905816953372706e-02	1.8640626747436755e-02	-3.8390515525090867e-02	-3.0977635742666779e-02
6.9891233521773809e-03	-6.2265514731766294e-02	-1.0105444362367744e-01	-9.6437225383029998e-03
-5.1295032155504995e-02	-2.1091838197686907e-01	-2.1562212120427096e-02	4.2133153775698379e-01
4.2133153775698379e-01	-2.1562212120427096e-02	-2.1091838197686907e-01	-5.1295032155504995e-02
-9.6437225383029998e-03	-1.0105444362367744e-01	-6.2265514731766294e-02	6.9891233521773809e-03
-3.0977635742666779e-02	-3.8390515525090867e-02	1.8640626747436755e-02	1.4905816953372706e-02
-1.1640938381470692e-02	1.9161471979520985e-02	3.3181195014207174e-02	4.6527705138212187e-03
9.5414427887197482e-03	2.8242140033990469e-02	8.4328459566069963e-03	-3.5124996299853682e-03
1.1791976942964414e-02	4.9069216133462504e-03	-1.2285472406529016e-02	-3.6475744956566657e-03
7.4357338553088497e-04	-1.2833025044814740e-02	-1.0781141008779919e-02	-4.4912094561377273e-04
-6.7133371831993478e-03	-9.4389095569342232e-03	8.7570330682306904e-04	1.1053698037032480e-03
-4.0581656174741142e-03	2.2588854699456557e-03	6.0195074513261972e-03	6.0838154216067970e-04
2.0191540917237553e-03	6.6427594305550220e-03	2.5228524080704710e-03	3.8327678023773130e-04
5.2623077366623777e-03	3.2377476053097676e-03	-4.8142851508671362e-03	-5.6238234861581632e-03

1.2 Frequency Response

The frequency response of the generated filter is given on the following page.



2 Non-Circular Buffer FIR Filter

The code for the non-circular buffer FIR filter is given in section A.2.

2.1 Code Description

The coefficients for the filter are kept in a global `double` array with the name `b`. An array of size 88, `buffer`, is used as the storage for the previous inputs, required for the convolution. The code is inside the ISR and is presented below: At the start of every ISR, the buffer's contents are shifted:

```

1 | int i;
2 | double output = 0;
3 |
4 | // shift buffer
5 | for (i = N-1; i != 0; --i)
6 |     buffer[i] = buffer[i-1];
7 | buffer[0] = mono_read_16Bit(); // new sample
8 |
9 | // mac loop
10 | for (i = 0; i < N; ++i)
11 |     output += b[i] * buffer[i];
12 |
13 | mono_write_16Bit(output); // write

```

The code starts by doing a left shift of the buffer, then reading a new sample and writing it into the start of the buffer. Then a convolution is performed with a mac loop. The convolution is done according to the following equation:

$$output = \sum_{i=0}^{87} b[i] \times buffer[i]$$

Finally, the sample is written to the output codec.

2.2 Oscilloscope Traces

The oscilloscope trace of the filter implemented on the DSP behave as expected with the amplitude changing accordingly.




Figure 2.1: 200 Hz input, with almost zero output. This is in the stop-band.




Figure 2.2: 400 Hz input, with increasing output amplitude. This is in the first transition band.




Figure 2.3: 500 Hz input, with maximum output amplitude. This is within the passband.




Figure 2.4: 1500 Hz input, with maximum amplitude. This is within the passband.




Figure 2.5: 2400 Hz, with decreasing amplitude. This is within the second transition band.




Figure 2.6: 3000 Hz input, with zero output. This is within the second stop-band.

2.3 Code Performance

The number of cycles for the simple non-circular FIR part with overhead of sample read/write cycles, are given below. Note that the actual overhead cycle counts depend on both the optimisation level and how/if the compiler inlines the calls. In addition, the breakpoint insertion offsets make it hard to time the overhead of just the sample input/output operations. Therefore it is not sensible to present the results without the overheads included. The estimated overhead at o2/o3 is 130 cycles.

Optimisation Level	Cycle count <u>with</u> read/write sample overhead
None	5766
o0	4666
o1	3855
o2/o3	1584

Note that seeing as this is a DSP board, the compiler toolchain is written to recognise mac-like loops and buffer operations, inserting templated assembly where needed. For example, for the above code the compiler did a triple in-flight branch shift loop that is much faster than the naive serial shifting. We are aware that simple mac loop code as above can also trigger a dual-unit pipelined template from the compiler at o2/o3 that would push the cycle counts towards 800, but we were unsuccessful in triggering that pattern. The compiler's pattern matcher is fairly unreliable from observations during lab work.

3 Circular Buffer FIR Filter

3.1 Naive Implementation

A simple version of the circular buffer was first implemented to ensure that it worked correctly. The code listing can be found in section A.3. Its operations are explained in the next section.

3.1.1 Code Description

A variable “index” is used to indicate the position in the array at which the “current” sample should reside. This index is incremented after every new sample is obtained, eventually wrapping around to the front of the array. Thus, if the current index is of value i , then the previous n th sample will be given by the index value of $[(i - n) + N] \% N$ where $N = 88$ is the total number of coefficients. The array, and index are defined by

```
1 | Int16 buffer[N] = {0}; // initialise everything to zero
2 | int index = 0;
```

The newly retrieved sample will first be written to the buffer.

```
1 | *(buffer + index) = input; // equivalent to, and no faster than writing buffer[index] = input
```

A loop is then started to perform the Multiply and Accumulate (MAC) operation and the result is stored in result. Proper circular offset buffering is calculated using the method described earlier in this section.

```
1 | for (i = 0; i < N; i++)
2 |     result += b[i] * buffer[ ((index-i) + N) % N];
```

The index is then incremented. The mod operator ensures that proper wrapping around occurs.

```
1 | index = (index + 1) % N;
```

3.1.2 Code Performance

The number of cycles taken between the start, and the end of the ISR routine is given in the table below. In general, this implementation of the buffer performed worse than the Non-Circular buffer version described in section §2. This is due to the compiler no longer seeing the trigger patterns for optimised template loops.

Optimisation Level	Cycle count <u>with</u> read/write overheads
None	7377
o0	5830
o2	3934

3.2 Optimised Implementation

The code listing for the optimised implementation can be found in section A.4.

3.2.1 Code Operation

Similar to the code operation described in section 3.1.1, a variable “index” is used to indicate the position in the array at which the “current” sample should reside. This index is decremented after every new sample is obtained, eventually wrapping around.

The optimised circular buffer code starts with the following pointer declarations for buffer indexing/walks:

```
1 | double* coeffptr = b;
2 | double* coeffEndptr = b + N; // points to the element AFTER the coefficient array
3 | double* bufferEndptr = buffer + N; // one after last element
```

It is important to note that all of these values are compile time constants and are thus “free” in terms of performance.

The code proceeds to declare the pointer to the oldest sample (to be overwritten by the new sample) and calculate the amount of entries there are between current sample and the end of the sample buffer (the MAC will be two part, first part walking the sample buffer forwards, so this is the loop counter for the forward walk).

```
1 | double* sampleptr = buffer + index; // point to oldest sample initially
2 |
3 | int loopcnt = bufferEndptr - sampleptr; // how many iterations are needed for a single-step loop
```

As the MAC loops will be manually unrolled 4 times in C (reasoning below), we also need to calculate how much misalignment there is for MAC loop iterations, to be handled separately after the first MAC loop. In addition, four accumulators are declared.

```
1 | char modunroll = loopcnt % 4; // non-integral leftover of an unrolled loop
2 |
3 | // accumulators
4 | double result = 0;
5 | double result2 = 0;
6 | double result3 = 0;
7 | double result4 = 0;
```

Then, the sample is read into the correct part of the circular buffer:

```
1 | *sampleptr = mono_read_16Bit(); // read sample into buffer
```

Then the code drops into a 4-unrolled MAC loop that steps the buffers in the forwards direction until it hits the end of the sample buffer (can be a range of values since this is a circular buffer). Afterwards, the non-integral case is handled for one, two or three leftover values. Note that the loop count is known at the start of the ISR and thus the compiler will turn the condition check into a simple loop counter, which is the optimal solution.

```
1 | // process samples until the end of the sample buffer is hit
2 | while(sampleptr < bufferEndptr-3)
3 | {
4 |     result += (*coeffptr++) * (*sampleptr++);
5 |     result2 += (*coeffptr++) * (*sampleptr++);
6 |     result3 += (*coeffptr++) * (*sampleptr++);
7 |     result4 += (*coeffptr++) * (*sampleptr++);
8 | }
9 | // take care of non-integral leftover iterations
10 | if (modunroll>0) result += (*coeffptr++) * (*sampleptr++);
11 | if (modunroll>1) result2 += (*coeffptr++) * (*sampleptr++);
12 | if (modunroll>2) result3 += (*coeffptr++) * (*sampleptr++);
```

Then we reset the sample pointer to the start of the sample buffer, effectively wrapping it around and do another pass of the MAC for the remainder of the FIR operation. Note that the difference between the current coefficient pointer and the end of the coefficient buffer is the required amount of iterations. This is also turned into a simple loop counter by the compiler.

```

1 | sampleptr = buffer; // wrap pointer to beginning of the buffer
2 |
3 | // pass the remainder of the buffer (amount of iterations = how many coefficients there are left
  | // to process)
4 | while (coeffptr < coeffEndptr-3)
5 | {
6 |     result += (*coeffptr++) * (*sampleptr++);
7 |     result2 += (*coeffptr++) * (*sampleptr++);
8 |     result3 += (*coeffptr++) * (*sampleptr++);
9 |     result4 += (*coeffptr++) * (*sampleptr++);
10 | }
11 |
12 | // take care of non-integral leftover iterations
13 | if (modunroll==1) result += (*coeffptr++) * (*sampleptr++);
14 | if (modunroll==1 || modunroll==2) result2 += (*coeffptr++) * (*sampleptr++);
15 | if (modunroll==1 || modunroll==2 || modunroll==3) result3 += (*coeffptr++) * (*sampleptr++);

```

The wrapup part of the code does the final accumulation of partial accumulators, stepping the index and writing the resulting sample to the codec.

```

1 | // sum the accumulators
2 | result = result + result2 + result3 + result4;
3 |
4 | // advance index into circular buffer
5 | index = (index == 0) ? N-1 : index-1;
6 |
7 | mono_write_16Bit(result); // output sample

```

The reason for unrolling the loop four times is as follows (all with o2/o3 optimisation settings):

- with one accumulator, the compiler was not noticing the possible software pipelining of the results and was limited by serial writes to one accumulator.
- with two accumulators, the compiler notices that it can use both sides of the processor. But there are still several nop cycles.
- with four accumulators, the compiler is able to unroll its generated loop an extra time to remove amount of nop cycles.

3.2.2 Code Performance

With four manual loop unrolls to use as hints for the compiler and o2/o3 compiler setting, the C version can be pushed to 422 cycles for the entire ISR. From our measurements, we estimate the read/write overheads for the samples to be around 130 cycles at o2/o3, therefore we estimate that the actual optimised C version FIR pass is 192 cycles.

Optimisation Level	Est. Cycle count <u>without</u> sample overheads	Cycle count <u>with</u> read/write overheads
none	3042	3172
o1	1842	1972
o2/o3	192	422

Note that this code's performance at a high level of optimisation is very impressive, the C code is structured to take advantage of the compiler's pattern matcher to utilise the tight mac loops and automatic unrolling.

Potentially we could improve the code further to take advantage of the coefficient symmetry to reduce the amount of loads by a quarter and halve the amount of multiplications. However, at C level, the compiler could not pick up on the possible software pipelining in practice. Software pipelining will be discussed in section 4.2.1.

Another possible optimisation path would be to change the filter, while keeping it conformant to the spec, to have a significant amount of zero coefficients, which could be handled very quickly by the code.

3.2.3 Spectrum Analyser Output


The output for the spectrum analyser is given in the figures below. Due to the input being fed to only one channel on the DSP, along with the potential divider in the circuitry, the value "seen" by the DSP will be one-fourth of what was provided by the analyser. This leads to an approximate -12 dB gain for the output in the frequency response. The figures given below have the necessary offset to reflect this.

The phase is observed to still be linear on hardware, but it is important to note that the overall change in the roughly 300 Hz to 2500 Hz range is 140 radians. This is more than the 70 radians change we observed in the Matlab plots, meaning that the slope of the phase response is steeper.

The relationship between the phase response $\phi(\omega)$, and the group delay $\tau_g(\omega)$ is given by

$$\tau_g(\omega) = -\frac{d\phi(\omega)}{d\omega}$$

Thus, a higher group delay will contribute to a steeper phase response, which was observed. This means that the hardware filter has a higher group delay, which can be attributed to the delay in the codec buffers.



4 Assembly Implementation

An implementation of the MAC operation was done in assembly. The code for the C file that calls the assembly function is given in section A.5.1. The ISR routine simply reads the sample from the output, calls the assembly function and writes the output. A buffer size of 1024 bytes was used. This is because there are 88 entries in the buffer, and 88 entries require $88 \times \frac{64}{8} = 704$ bytes of space. When rounded up to the nearest power of two, we get 1024.

Two versions of the assembly function were implemented, and will be detailed later in this section.

4.1 Linear Implementation

An assembly implementation of the MAC operation without any parallelism was implemented to test the output.

The code listing can be found in section A.5.2. In the comments to the code, the numbers in brackets after the code indicate the number of delay slots required after the instruction is sent to E1 stage of the pipeline before its results can be used. For floating point instructions, a second number will indicate the number of latency cycles after the E1 stage of the pipeline before the functional unit can execute another instruction.

4.1.1 Code Operation

The structure of the code before, and after the MAC loop is generally the same as the assembly code provided. The AMR register is set to have a value of 0x90004, which sets the register A5 to use circular buffering with a block size of 1024 bytes. The MAC loop then simply consists of code to load the sample data and the coefficients, multiply them together, and finally add them to an accumulator. The straightforward loop code is given below:

```

1 | LDDW .D1      *A5++, A11:A10 ; (4) loads the (delayed) sample into A11:A10, and post increment
   | pointer
2 | || LDDW .D2      *B4++, B11:B10 ; (4) load the coefficient into B11:B10, and post increment pointer
3 | NOP 4
4 | MPYDP .MIX      A11:A10, B11:B10, A11:A10 ; (9, 4) DP multiply
5 | NOP 9
6 | ADDDP .L1       A15:A14, A11:A10, A15:A14 ; (6, 2) DP ADD
7 | NOP 6

```

In the first execute packet of the loop, the coefficient and the sample are loaded into their respective registers (A11:A10, and B11:B10) in parallel using the D units on both sides. 4 delay slots are required before the results can be used. The values are then multiplied using the MPYDP instruction, which uses the M1 unit, and utilises the cross path (thus the .MIX). 9 delay slots are required before the results are added using ADDDP. Then, a further six delay slots are required before the loop begins again.

4.1.2 Code Performance

The number of cycles taken between the start, and the end of the ISR routine is given in the table below. The number given is the lowest number of clock cycles observed. The C code in this case do not change much through the various optimisation level. This is because the compiler does not optimise the assembly code, and the assembly code has a constant number of clock cycles (including the five NOPs after the branch back to C). This linear and straightforward implementation of the MAC operation in assembly actually performs worse than the Non-Circular Buffer implemented in C at higher levels of optimisation. This is because at higher levels of optimisation, the compiler will attempt to optimise using techniques such as software pipelining. This will be further discussed in section §5.

Optimisation Level	Number of Clock Cycles	Assembly Code
None	2736	2594
o0	2736	
o2	2730	

4.2 Optimised Implementation

Various techniques can be employed to optimise the assembler code and shave the number of cycles required by five times. The techniques will be described in this section. The code listing can be found in section A.5.3.

4.2.1 Optimisation Techniques

There are various techniques that can be employed to take advantage of the VLIW architecture of the DSP hardware. This mostly include exploiting the ability to schedule multiple instructions that utilise different functional units to be executed in parallel, and also to understand how the pipeline works for the various instructions so as to interleave instructions. Some of the techniques used by the compiler (described in section §5) are also used.

Double precision (DP) instructions are the first area for optimisation. The delay slots between two consecutive DP instructions where the second instruction makes use of the result from the first instruction could be reduced by one (for example MPYDP followed by ADDDP). This is because the DP instructions write the lower half of the results to the register first, before writing the upper half of the results to the register in the final delay slot. DP instructions that read the lower half results first in E1, followed by the upper half in E2 can be scheduled to start executing in the final delay slot of the previous DP instruction. Thus, the number of delay slots between MPYDP followed by ADDDP can be reduced from 9 to 8.

Utilising multiple functional units on both sides is the second area for optimisation. This works, so long as the operations do not write to the same registers in the same cycle. There is also a need to be careful to not read more than four registers in the same register file in the same execute packet. Thus, two MPYDP and ADDDP operations can take place in parallel utilising both of the functional units. This can roughly half the number of cycles required for the code to run, but does, however, require twice the number of registers required.

Software pipelining for loops is the third area for optimisation. Software pipelining is analogous to hardware pipelining where multiple instructions are interleaved so that the functional units can be maximally utilised during their delay slots, subject to their latencies, if any. Software pipelining, along with loop unrolling are techniques used by compilers to optimise code. In software pipelining, the pipeline is first primed using a pipeline prologue. The main loop kernel is then executed for the required number of times, with several loop cycles unrolled to execute interleaved. Then, the loop epilogue will finish up any outstanding tasks. This technique can roughly reduce the number of cycles by a factor roughly equivalent to the number of times the loop is unrolled, but requires proper planning and tracking.

Finally, taking advantage of the branch delay slots can also reduce the numbers of cycles in a non-trivial manner. The branch instruction requires five delay slots afterwards, whether the branch is taken or not. Those five execute packets are guaranteed to execute, and thus code can be executed during those execute packets.

These techniques are employed in the code implementation, to be explained later on in this section.

4.2.2 Code Operation

The register usage is described in the comments in the listing in section A.5.3. Where possible (restricted by the number of functional units available, and the avoidance of hazards due to dependencies), operations are run in parallel.

Code Setup

The assembly function first starts off by setting the AMR register is set to have a value of 0x90004, which sets the register A5 to use circular buffering with a block size of 1024 bytes. At the same time, we save some of the values in registers we

are going to use later onto the stack using the Stack Pointer B15. The address pointer for the sample that was just read is dereferenced, along with the address of the circular buffer.

```

1  |      MVC.S2      AMR,B13      ;(0) Save contents of AMR reg to B13
2  |  || STW .D2      B3, *++B15   ;(0) save return to C to stack
3  |  || LDDW.D1      *A6,A11:A10  ;(4) Get the 32 bit data for read_samp put it in A11:A10
4  |
5  |      STW .D2      B6, *++B15   ;(0) save &filtered_samp to stack
6  |  || MVK .S2      4H,B2        ;(0) Set AMR to allow A5 to be used for circular addressing
7  |  |  with BK0
8  |  || LDW .D1      *A4,A5        ;(4) Get the address of the circ_ptr, dereference then
9  |  |  place in A5
10 |      MVKLH .S2    9H,B2        ;(0) Set BK0 to allow for 1024 bytes addressing
11 |      MVC.S2      B2,AMR       ;(0) set AMR reg
12 |
13 |      NOP 2                ; A5 now holds address pointing into delay_circ ; set
14 |      circular mode using the AMR
15 |      MVC .S2      AMR,B13     ;(0) Save contents of AMR reg to B13
16 |      MVK .S2      4H,B2       ;(0) Lower half. set A5 to be circular buffering addressing mode using
17 |      BK0
18 |      MVKLH .S2    9H,B2       ;(0) Upper half. Set BK0 to work for 1024 bytes
19 |      MVC .S2      B2,AMR      ;(0) set AMR reg
20 |      NOP 2                ; A5 now holds address pointing into delay_circ

```

Next, the sample that was just read is written into the appropriate address in memory (the circular buffer), and the registers used for accumulations are ZEROed. The address for the next execution of the convolution function to write the new sample to is written back to memory.

```

1  |      STW .D1      A11,*--A5    ;(0) Store new input sample (MSB) to delay_circ array
2  |  || ZERO .S1      A1           ;(0) zero accumulator LSB
3  |  || ZERO .S2      B3
4  |
5  |      STW .D1      A10,*--A5    ;(0) Store new input sample (LSB) to delay_circ array
6  |  || ZERO.S1      A0           ;(0) zero accumulator MSB
7  |  || ZERO .S2      B2
8  |  || STW.D1      A5,*A4        ;(0) write back the decremented pointer to circ_ptr
9  |  |  ; this points to the end of the MSB of where the next sample
10 |  |  ; will be stored on the next call to this function

```

Pipeline Description

The pipeline used in the implementation is complicated and warrants explanation. It can be summarised in figure 4.1.

Branch Considerations

The loop for the MAC operations takes four cycles. Thus, a branch operation for the end of the i th loop iteration must be scheduled on the $i - 1$ th loop iteration. In addition, the branch for the end of the first loop iteration must be scheduled 2 cycles before the start of the first loop iteration. This also results in a spurious loop being inserted at the end. Consider that there are N loop iterations expected. At loop iteration $N - 1$, the branch back to the start of the loop for loop iteration N will be scheduled. In normal operations, the loop DOES NOT branch back to the beginning of the loop in the final loop iteration.

Instructions Properties

It should be noted that how the various instructions reads and writes registers, and their respective latency and delay slots play an important role in the operation of the pipeline. Without them, the pipeline would fail. Consider the following instructions being issued to the E1 stage of the pipeline at cycle i :

- LDDW writes the results to the registers at $i + 4$
- MPYDP reads the input registers from i to $i + 3$, and outputs the lower half of the result at $i + 8$ and the upper half at $i + 9$
- ADDDP reads the lower half input at i and the upper half at $i + 1$, and outputs the lower half of the result at $i + 3$ and the upper half at $i + 4$

Each iteration of a MAC operation basically involves all of the three instructions order in this order.

Pipeline Operation

Refer to figure 4.1. It can be seen from the lower diagram that the pipeline only fills up fully at the fifth loop iteration. Thus, we need a separate counter (register B1) to only allow accumulation to occur at the fifth loop iteration. Also, this means that we have to add 5 more iterations to the loop.

Both sides of architecture are used for the MAC operation. This results in side A and side B (see figure 4.1) being multiplied and accumulated separately. The accumulated results from both sides need to be added together at the end.s

Due to the fact that the ADDDP instruction is issued before the results from the previous invocation is complete, this will result in two separate accumulated sums for every other set of coefficients and samples being swapped in and out of the registers for each side of the functional units. Thus, there are virtually four data paths in operation at one go. At the end of the loop, the accumulated result from one of the virtual data pths must be prevented from being overwritten by the other virtual data path.

At the end of the loops, due to the added loop iterations so that the pipeline can be filled up, spurious operations will be performed, as described in the diagram. We must be careful not to use the registers that can be filled up with spurious data.

Loop Code

First, the extra counter B1 required to kickstart the ADDDP instructions at the fifth iteration is initialised to 10. This coutner is added to the loop counter B0. B1 is initialised to 10 because the loop counter subtracts by two each time (two coefficients/samples are loaded to each side) and thus B1 has to be multiplied by 2. The branch necessary for the first loop iteration is also performed.

```

1  |  || MV .L2X      A8, B0      ;(0) move parameter (numCoefs) passed from C into b0
2  |  || MVK .S2      10, B1     ;(0) setup countdown to start addition
3  |
4  |
5  |  ADD           .L2 B0, B1, B0 ;(0) Branch needs 10/2=5 iterations to setup and running.
6  |  || B .S2      loop        ;(0) Loop is only 4 cycles ,
7  |                               ; so we need to kickstart the branch back for loop iteration 1
8  |
9  |  NOP                               ; NOP to allow the branch for Loop iteration 1 to happen right at
   |  the end

```

Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
B1	8					6					4				2				0				0	
Loop	1					2					3				4				5				6	

A1				LA1								xA1 & LA3								+A1 & XA3 & LA3				
A2								LA2									xA2 & LA4							+A2 & XA4 & LA4
B1			LB1								xB1 & LB3								+B1 & XB3 & LB3					
B2							LB2								xB2 & LB4								B2 & XB4 & LB4	

Legend:

- Numbers: The *i*th MAC iteration involving the *i*th sample and coefficient
- A & B - The operations involving the M and L units on side A and B respectively. Note that loads use both sides.
- L - Load operation; x- Multiplication operation; + - Addition operation
- So +B2 refers to the second sample being accumulated (added) on the B side.

Iteration																									
1	L1																								
2	L2	L1																							
3	L3	L2	L1																						
4	L4	L3	x2	x1																					
5	L5	L4	x3	x2	x1	+1																			
6	L6	L5	x4	x3	x2	+2																			
...																									
45	L45	L44	x43	x42	x41	+41																			
46	L46	L45	x44	x43	x42	+42																			
47	L47	L46	x45	x44	x43	+43																			
48	L48	L47	x46	x45	x44	+44																			
49		L48		x46	x45	+45																			
50						x46	+46																		

Explanation:

Consider the entirety of each iteration of the MAC operation as a 6-stage pipeline (the columns).

We will ignore the fact that sides A and B are both used at the same time and just consider the iterations.

Each iteration of the loop will move the pipeline stages forward by one

The loading operation (L) takes 2 pipeline stages.

The multiply operation (x) takes 3 pipeline stages, but the results can be used in the same iteration

The addition operation (+) takes 2 pipeline stages.

Red operation refers to spurious operations that cannot be prevented

The number indicates the *i*th iteration of the MAC operation

Figure 4.1: Pipeline description diagram.

The loop proper begins. Sides A and Sides B perform the MAC accordingly. This set of code results in the pipeline described in figure 4.1. The conditional execution is done so as to prevent some of the spurious operations from occurring at the end of the loop. As described above, to prevent one virtual data path on side B from overwriting the other virtual data path, we must move the registers that store the result for side B accumulation away. This happens at the end of the loop.

```

1  loop:
2      [B0] SUB .S2      B0,2,B0 ;(0) Decrement loop counter by 2, because we are doing two
           calculations together
3
4
5      [B1] SUB .D2      B1,2,B1 ; (0) countdown to allow start of addition. Countdown is done
           by two
6
7           ; because the loop counter is decremented by two. And since we
           added B0
8           ; and B1 together before the loop, we must also double B1's
           value and subtract
9           ; by 2 each time
10     [B0] B .S2      loop ;(5) for current iteration i, kickstart the branch back
           for iteration i+1
11     || [B0] LDDW .D1  *A5++, A11:A10 ; (4) B – Load delayed sample
12     || [B0] LDDW .D2  *B4++, B11:B10 ; (4) B – Load coefficient
13     || [B0] MPYDP .M2X B11:B10, A11:A10, B3:B2 ; (9,4) B – Multiply
14     || [!B1] ADDDP .L2 B7:B6, B3:B2, B7:B6 ; (6,2) B – Accumulate
15
16
17     [B0] LDDW .D1  *A5++, A9:A8 ; (4) A – Load delayed sample
18     || [B0] LDDW .D2  *B4++, B9:B8 ; (4) A – Load coefficient
19     || [B0] MPYDP .M1X A9:A8, B9:B8, A3:A2 ; (9,4) A – Multiply
20     || [!B1] ADDDP .L1 A1:A0, A3:A2, A1:A0 ; (6,2) A – Accumulate
21     || [!B0] MV .S2  B6, B12 ; (0) for the final iteration this cycle, the LH result for B–
           Addition–44 is
22           ; written on this cycle. We move the LH result for B–Addition–43
           out of the
23           ; way to prevent losing them

```

We then continue the moves for the upper half of the B-side and do the same for the A-side. A-side move is done one cycle later because its MAC operations are one cycle behind that of B-side. Both virtual data paths are then added.

```

1      MV .D1      A0, A12 ; (0) the UH result for A–Addition–44 is
2           ; written on this cycle. We move the UH result for A–Addition–43
           out of the
3           ; way to prevent losing them
4      || MV .S2      B7, B13 ; (0) the UH result for B–Addition–44 is
5           ; written on this cycle. We move the UH result for B–Addition–43
           out of the
6           ; way to prevent losing them
7
8      MV .D1      A1, A13 ; (0) the LH result for A–Addition–44 is
9           ; written on this cycle. We move the LH result for A–Addition–43
           out of the
10           ; way to prevent losing them
11     || ADDDP .L2      B7:B6, B13:B12, B13:B12 ; (6,2) the supurious B–Addition–45 will write
           the LH result in
12           ; 2 cycles after this. Better start adding
           result of B–Addition–44
13

```

```

14      ADDDP .L1      A1:A0, A13:A12, A13:A12 ; (6,2) the supurious A-Addition-45 will write
      the LH result in
15
      ; 2 cycles after this. Better start adding
      result of A-Addition-44

```

Code Cleanup

The registers saved to stack will be restored, and the accumulated values from A-side and B-side are added up. They are then saved to address and the code returns to C.

```

1      LDW .D2      *B15—, B6      ; (4) get &filtered_samp from stack
2      LDW .D2      *B15—, B0      ; (4) get return to C from stack
3
4      NOP 3
5      ADDDP .L1X    A13:A12, B13:B12, A13:A12 ; (6,2) Add the results of Side A and B
      together
6
7      NOP
8
9      ; return to C code
10
11  |end:  B.S2      B0      ; (5) branch to b3 (register b3 holds the return address)
12      NOP 3
13
14      ; send the result of MAC back to C
15      STW.D2      A12,*B6      ;(0) Write accumulator (LSB) into filtered_samp
16
17      STW.D2      A13,*+B6[1]   ;(0) Write accumulator (MSB) into filtered_samp
18      || MVC.S2    B1,AMR      ;(0) restore AMR reg to previous contents
19
20      .end

```

It should be noted that with this optimisation, the number of coefficients, N , **MUST** be a multiple of two. If the number of coefficients is not a multiple of two, additional coefficients with values of zero should be added to make N a multiple of two. Otherwise, the code will compute the result wrongly.


4.2.3 Code Performance

The number of cycles taken between the start, and the end of the ISR routine is given in the table below. The number given is the lowest number of clock cycles observed. The number might vary due to cache hits and/or misses. The C code in this case do not change much through the various optimisation level. This is because the compiler does not optimise the assembly code, and the assembly code has a constant number of clock cycles. The optimisation technique discussed in section 4.2.1 provide massive improvement to the code performance, by five fold.

Optimisation Level	Number of Clock Cycles	Assembly Code
None	378	239
o0	378	
o2	378	

4.2.4 Spectrum Analyser Traces

The output for the spectrum analyser is given below. As before, the -12 dB offset that occurs has been corrected in the trace below. The group delay that can be observed from the phase response is explained as before, from section 3.2.3.



5 Compiler Optimisation

The various optimisations performed by the compiler are described in the SPRU1870¹ document. Optimisation might result in a larger code size.

When no optimisation is done, the compiler generally generates assembly code “as-is” with no optimisation done to the code. This usually results in the fastest compilation time, and is easiest to debug (but with performance trade-off.). The section will examine the various optimisation performed by the compiler at various levels and examine how they could contribute to the increase in performance.

5.1 Level 0 Optimisation

The compiler will attempt to simplify the control-flow-graph (i.e. if/else, for, switch etc. statements). The code for both the different implementations do not use as much of these control statements, and thus not much improvement will arise from there. The compiler will also attempt to eliminate unused code, which is not present in both implementations. Next, the compiler will attempt to simplify statements and expressions. The implementations do not generally contain overly complicated expressions, and statements. However, the following statements contain expressions that always evaluate to the same constant values, and the compiler might attempt to “collapse” them into a constant value at compile-time, rather than ask them to be computed at run-time.

```

1  // from non-circular buffer
2  i = N-1;
3
4  // from circular buffer
5  double* coeffptr = b;
6  double* coeffEndptr = b + N; // points to the element AFTER the coefficient array

```

The compiler will also attempt to inline functions marked with the keyword `inline`. However, the keyword was not used in both implementations. The compiler will assign variables to registers, reducing the amount of memory access. This might have contributed a significant amount of code performance improvements to both implementation. It is likely that the circular buffer implementation benefited more from this optimisation, due to its use of pointers, which would have resulted in unnecessary amounts of dereferencing of pointers to pointers) .

Finally, the compiler will attempt to perform loop rotation (or loop inversion)². Consider the following `for` loop in C code which will be transformed (essentially) by the compiler into an equivalent `while` loop in assembly. This results in two branches being run continually in a loop, and branches, whether taken or not, could lead to pipeline stalls (or in this architecture additional NOPs being inserted, which are wasteful if not optimised properly).

```

1  for (i = ; i < N; ++i) doSomething();
2
3  // transformed into
4  i = 0;
5  while (i < N) { // conditional branch to after end of loop if i >= N
6      doSomething();
7      ++i;
8  } // unconditional branch to start of loop

```

Loop rotation replaces the whole `while` block with an `if` block containing a `do..while` loop, which reduces the number of branches in the loop to one.

¹<http://www.ti.com/general/docs/lit/getliterature.tsp?literatureNumber=spru1870&fileType=pdf>

²See <http://llvm.org/devmtg/2009-10/ScalarEvolutionAndLoopOptimization.pdf> and http://en.wikipedia.org/wiki/Loop_inversion

```
1 | i = 0;
2 | if ( i < N){ // conditional branch to after end of loop if i >= N OUTSIDE the loop
3 |     do{
4 |         doSomething();
5 |         i++;
6 |     } while ( i < N); // conditional branch to beginning of loop if i < N
7 | }
```

This technique contributes a significant improvement in both implementations. This technique also enable code that are loop-invariant to be moved out of the loop themselves³.

5.2 Level 2 Optimisation

Level 2 optimisation performs all the optimisation in Levels 0 and 1. The optimisation performed in Level 1 (Performs local copy/constant propagation, Removes unused assignments , and Eliminates local common expressions) are not applicable to the implementations

The compiler attempts to perform various loop optimisation such as software pipelining and loop unrolling as described in section 4.2.1. These optimisations contribute the most to the improvement in performance, seeing that most of the code is spent in loops.

The compiler also attempts to convert array references in loops to incremented pointer form, which was what was done already in the circular buffer implementation. In this case, it is the fact that the circular buffer only loops over the values once, rather than twice by the non-circular buffer, that gives it the performance advantage.

The various global optimisation done by the compiler is not relevant.

³See http://en.wikipedia.org/wiki/Loop-invariant_code_motion

A Code Listings

A.1 Matlab Code for Filter Generation

Based on the specification given, the following Matlab code was used to generate the filter:

```

1  clear;
2
3  rp = 0.4; % passband ripple
4  rs = 50; % stopband ripple
5  f = [0.065 0.1125 0.5625 0.625]; % Normalised frequencies
6  a = [0 1 0]; % amplitude
7  fs = 8000; % sampling frequency
8
9  % calculate deviation
10 dev = [10^(-rs/20) (10^(rp/20)-1)/(10^(rp/20)+1) 10^(-rs/20)];
11
12 % determine the order
13 [n,fo,ao,w] = firpmord(f,a,dev);
14
15 b = firpm(n+3, fo, ao, w);
16
17 % time to plot
18 figure
19
20 % linear gain plot
21 subplot(2,2,[1 3]);
22 % [h,f] = freqz(b,a,n,fs)
23 [h, omega] = freqz(b, 1, 2048, fs);
24 plot(fo.*(fs/2), ao, omega, abs(h));
25 legend('Ideal', 'Design');
26 grid minor;
27 xlabel('Frequency (Hz)');
28 ylabel('Gain');
29
30 % magnitude bode plot
31 subplot(2,2,2)
32 %semilogx(omega, mag2db(abs(h)));
33 plot(omega, mag2db(abs(h)));
34 xlim([10 fs/2]);
35 grid minor;
36 xlabel('Frequency (Hz)');
37 ylabel('Gain (dB)');
38
39 % phase bode plot
40 subplot(2,2,4)
41 %semilogx(omega, unwrap(angle(h)));
42 plot(omega, unwrap(angle(h)));
43 xlim([10 fs/2]);
44 grid minor;
45 xlabel('Frequency (Hz)');
46 ylabel('Phase (radians)');
47
48 % write to file
49 format long e
50 save('fir_coef.txt', 'b', '-ascii', '-double', '-tabs');
51 save('fir_coef_float.txt', 'b', '-ascii', '-tabs');

```


A.2 Non-Circular Buffer

```

1  /*****
2      DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3      IMPERIAL COLLEGE LONDON
4
5      EE 3.19: Real Time Digital Signal Processing
6      Dr Paul Mitcheson and Daniel Harvey
7
8      LAB 4 – Non-circular FIR
9      *****/
10
11 /***** Pre-processor statements *****/
12
13 #include <stdlib.h>
14 #include <stdio.h>
15 // Included so program can make use of DSP/BIOS configuration tool.
16 #include "dsp_bios_cfg.h"
17
18 /* The file dsk6713.h must be included in every program that uses the BSL. This
19    example also includes dsk6713_aic23.h because it uses the
20    AIC23 codec module (audio interface). */
21 #include "dsk6713.h"
22 #include "dsk6713_aic23.h"
23
24 // math library (trig functions)
25 #include <math.h>
26
27 // Some functions to help with writing/reading the audio ports when using interrupts.
28 #include <helper_functions_ISR.h>
29
30 /***** Global declarations *****/
31
32 /* Audio port configuration settings: these values set registers in the AIC23 audio
33    interface to configure it. See TI doc SLWS106D 3-3 to 3-10 for more info. */
34 DSK6713_AIC23_Config Config = { \
35     /*****
36     /* REGISTER          FUNCTION          SETTINGS          */
37     /*****
38     0x0017, /* 0 LEFTINVOL Left line input channel volume 0dB          */\
39     0x0017, /* 1 RIGHTINVOL Right line input channel volume 0dB          */\
40     0x01f9, /* 2 LEFTHPVOL Left channel headphone volume 0dB          */\
41     0x01f9, /* 3 RIGHTHPVOL Right channel headphone volume 0dB          */\
42     0x0011, /* 4 ANAPATH Analog audio path control DAC on, Mic boost 20dB */\
43     0x0000, /* 5 DIGPATH Digital audio path control All Filters off      */\
44     0x0000, /* 6 DPOWERDOWN Power down control All Hardware on          */\
45     0x0043, /* 7 DIGIF Digital audio interface format 16 bit            */\
46     0x008d, /* 8 SAMPLERATE Sample rate control 8 KHZ                    */\
47     0x0001 /* 9 DIGACT Digital interface activation On                  */\
48     /*****
49 };
50
51
52 // Codec handle:- a variable used to identify audio interface
53 DSK6713_AIC23_CodecHandle H_Codec;
54
55

```

```

56  /***** Filter Stuff *****/
57  // The order of the FIR filter +1
58  #define N 88
59
60  // include the coefficients
61  #include "fir_coef.txt"
62
63  // define the buffer
64  Int16 buffer[N] = {0};
65
66  /***** Function prototypes *****/
67  void init_hardware(void);
68  void init_HWI(void);
69  void ISR_AIC(void);
70  Int16 convoluteNonCircular(void);
71  /***** Main routine *****/
72  void main(){
73
74
75      // initialize board and the audio port
76      init_hardware();
77
78      /* initialize hardware interrupts */
79      init_HWI();
80
81      /* loop indefinitely , waiting for interrupts */
82      while(1)
83      {
84
85      }
86
87  /***** init_hardware() *****/
88  void init_hardware()
89  {
90      // Initialize the board support library , must be called first
91      DSK6713_init();
92
93      // Start the AIC23 codec using the settings defined above in config
94      H_Codec = DSK6713_AIC23_openCodec(0, &Config);
95
96      /* Function below sets the number of bits in word used by MSBSP (serial port) for
97      receives from AIC23 (audio port). We are using a 32 bit packet containing two
98      16 bit numbers hence 32BIT is set for receive */
99      MCBSP_FSETS(RCR1, RWDLEN1, 32BIT);
100
101      /* Configures interrupt to activate on each consecutive available 32 bits
102      from Audio port hence an interrupt is generated for each L & R sample pair */
103      MCBSP_FSETS(SPCR1, RINTM, FRM);
104
105      /* These commands do the same thing as above but applied to data transfers to
106      the audio port */
107      MCBSP_FSETS(XCR1, XWDLEN1, 32BIT);
108      MCBSP_FSETS(SPCR1, XINTM, FRM);
109
110
111  }
112

```

```

113  /***** init_HWI() *****/
114  void init_HWI(void)
115  {
116      IRQ_globalDisable();    // Globally disables interrupts
117      IRQ_nmiEnable();        // Enables the NMI interrupt (used by the debugger)
118      IRQ_map(IRQ_EVT_RINT1,4); // Maps an event to a physical interrupt
119      IRQ_enable(IRQ_EVT_RINT1); // Enables the event
120      IRQ_globalEnable();     // Globally enables interrupts
121
122  }
123
124  /***** WRITE YOUR INTERRUPT SERVICE ROUTINE HERE*****/
125
126  void ISR_AIC(void)
127  {
128      int i;
129      double output = 0;
130
131      // shift buffer
132      for (i = N-1; i != 0; --i)
133          buffer[i] = buffer[i-1];
134
135      // new sample
136      buffer[0] = mono_read_16Bit();
137
138      // mac loop
139      for (i = 0; i < N; ++i)
140          output += b[i] * buffer[i];
141
142      mono_write_16Bit(output); // write
143  }

```

A.3 Naive Implementation for a Circular Buffer

```

1  /*****
2      DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3      IMPERIAL COLLEGE LONDON
4
5      EE 3.19: Real Time Digital Signal Processing
6      Dr Paul Mitcheson and Daniel Harvey
7
8      LAB 4 – Naive Circular FIR
9      *****/
10
11  /***** Pre-processor statements *****/
12
13  #include <stdlib.h>
14  #include <stdio.h>
15  // Included so program can make use of DSP/BIOS configuration tool.
16  #include "dsp_bios_cfg.h"
17
18  /* The file dsk6713.h must be included in every program that uses the BSL. This
19     example also includes dsk6713_aic23.h because it uses the
20     AIC23 codec module (audio interface). */
21  #include "dsk6713.h"
22  #include "dsk6713_aic23.h"
23

```

```

24 // math library (trig functions)
25 #include <math.h>
26
27 // Some functions to help with writing/reading the audio ports when using interrupts.
28 #include <helper_functions_ISR.h>
29
30 /***** Global declarations *****/
31
32 /* Audio port configuration settings: these values set registers in the AIC23 audio
33    interface to configure it. See TI doc SLWS106D 3-3 to 3-10 for more info. */
34 DSK6713_AIC23_Config Config = { \
35     /***** */
36     /* REGISTER          FUNCTION          SETTINGS          */
37     /***** */
38     0x0017, /* 0 LEFTINVOL Left line input channel volume 0dB */
39     0x0017, /* 1 RIGHTINVOL Right line input channel volume 0dB */
40     0x01f9, /* 2 LEFTHPVOL Left channel headphone volume 0dB */
41     0x01f9, /* 3 RIGHTHPVOL Right channel headphone volume 0dB */
42     0x0011, /* 4 ANAPATH Analog audio path control DAC on, Mic boost 20dB */
43     0x0000, /* 5 DIGPATH Digital audio path control All Filters off */
44     0x0000, /* 6 DPOWERDOWN Power down control All Hardware on */
45     0x0043, /* 7 DIGIF Digital audio interface format 16 bit */
46     0x008d, /* 8 SAMPLERATE Sample rate control 8 KHZ */
47     0x0001 /* 9 DIGACT Digital interface activation On */
48     /***** */
49 };
50
51
52 // Codec handle:— a variable used to identify audio interface
53 DSK6713_AIC23_CodecHandle H_Codec;
54
55
56 /***** Filter Stuff *****/
57 // The order of the FIR filter +1
58 #define N 88
59
60 // include the coefficients
61 #include "fir_coef.txt"
62
63 // define the buffer
64 Int16 buffer[N] = {0};
65
66 // index of the current "current" (zero) sample
67 int index = 0;
68
69 /***** Function prototypes *****/
70 void init_hardware(void);
71 void init_HWI(void);
72 void ISR_AIC(void);
73 Int16 convolute(Int16 input);
74 /***** Main routine *****/
75 void main(){
76     // initialize board and the audio port
77     init_hardware();
78
79     /* initialize hardware interrupts */
80     init_HWI();

```

```

81
82  /* loop indefinitely , waiting for interrupts */
83  while(1)
84  {};
85
86  }
87
88  /***** init_hardware() *****/
89  void init_hardware()
90  {
91      // Initialize the board support library , must be called first
92      DSK6713_init();
93
94      // Start the AIC23 codec using the settings defined above in config
95      H_Codec = DSK6713_AIC23_openCodec(0, &Config);
96
97      /* Function below sets the number of bits in word used by MSBSP (serial port) for
98      receives from AIC23 (audio port). We are using a 32 bit packet containing two
99      16 bit numbers hence 32BIT is set for receive */
100     MCBSP_FSETS(RCR1, RWDLEN1, 32BIT);
101
102     /* Configures interrupt to activate on each consecutive available 32 bits
103     from Audio port hence an interrupt is generated for each L & R sample pair */
104     MCBSP_FSETS(SPCR1, RINTM, FRM);
105
106     /* These commands do the same thing as above but applied to data transfers to
107     the audio port */
108     MCBSP_FSETS(XCR1, XWDLEN1, 32BIT);
109     MCBSP_FSETS(SPCR1, XINTM, FRM);
110
111 }
112
113 /***** init_HWI() *****/
114 void init_HWI(void)
115 {
116     IRQ_globalDisable(); // Globally disables interrupts
117     IRQ_nmiEnable();     // Enables the NMI interrupt (used by the debugger)
118     IRQ_map(IRQ_EVT_RINT1,4); // Maps an event to a physical interrupt
119     IRQ_enable(IRQ_EVT_RINT1); // Enables the event
120     IRQ_globalEnable(); // Globally enables interrupts
121
122 }
123
124 /***** WRITE YOUR INTERRUPT SERVICE ROUTINE HERE*****/
125
126 void ISR_AIC(void){
127     Int16 sample = mono_read_16Bit(); // read
128     sample = convolute(sample); // convolute
129     mono_write_16Bit(sample); // write
130 }
131
132 // Perform convolution
133 Int16 convolute(Int16 input){
134     int i;
135     double result = 0;
136     // write to current "zero" sample
137

```

```

138  *(buffer + index) = input;
139
140  for (i = 0; i < N; i++)
141      result += b[i]* buffer[ ((index-i) + N) % N];
142
143  // advance index
144  index = (index + 1)%N;
145
146  return (Int16) round(result);
147  }

```

A.4 Optimised Circular Buffer Implementation

```

1  /*****
2      DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3      IMPERIAL COLLEGE LONDON
4
5      EE 3.19: Real Time Digital Signal Processing
6      Dr Paul Mitcheson and Daniel Harvey
7
8      LAB 4 — Circular FIR
9      *****/
10
11 /***** Pre-processor statements *****/
12
13 #include <stdlib.h>
14 #include <stdio.h>
15 // Included so program can make use of DSP/BIOS configuration tool.
16 #include "dsp_bios_cfg.h"
17
18 /* The file dsk6713.h must be included in every program that uses the BSL. This
19    example also includes dsk6713_aic23.h because it uses the
20    AIC23 codec module (audio interface). */
21 #include "dsk6713.h"
22 #include "dsk6713_aic23.h"
23
24 // math library (trig functions)
25 #include <math.h>
26
27 // Some functions to help with writing/reading the audio ports when using interrupts.
28 #include <helper_functions_ISR.h>
29
30 /***** Global declarations *****/
31
32 /* Audio port configuration settings: these values set registers in the AIC23 audio
33    interface to configure it. See TI doc SLWS106D 3-3 to 3-10 for more info. */
34 DSK6713_AIC23_Config Config = { \
35     /*****
36     /* REGISTER          FUNCTION          SETTINGS          */
37     /*****
38     0x0017, /* 0 LEFTINVOL Left line input channel volume 0dB          */\
39     0x0017, /* 1 RIGHTINVOL Right line input channel volume 0dB          */\
40     0x01f9, /* 2 LEFTHPVOL Left channel headphone volume 0dB          */\
41     0x01f9, /* 3 RIGHTHPVOL Right channel headphone volume 0dB          */\
42     0x0011, /* 4 ANAPATH Analog audio path control DAC on, Mic boost 20dB */\
43     0x0000, /* 5 DIGPATH Digital audio path control All Filters off      */\
44     0x0000, /* 6 DPOWERDOWN Power down control All Hardware on          */\

```

```

45     0x0043, /* 7 DIGIF      Digital audio interface format 16 bit          */\
46     0x008d, /* 8 SAMPLERATE Sample rate control          8 KHZ              */\
47     0x0001 /* 9 DIGACT      Digital interface activation    On                */\
48     /****** */
49 };
50
51
52 // Codec handle:- a variable used to identify audio interface
53 DSK6713_AIC23_CodecHandle H_Codec;
54
55
56 /****** Filter Stuff *****/
57 // The order of the FIR filter +1
58 #define N 88
59
60 // include the coefficients
61 #include "fir_coef.txt"
62
63 // define the buffer
64 double buffer[N] = {0};
65
66 // index of the current "current" (zero) sample
67 int index = 0;
68
69 // macro that based on the index of the current zero sample,
70 // calculate the index of the array to read
71 // including handling wrap arounds
72 // #define GET_INDEX(index, offset) (index + offset)%N
73
74 /****** Function prototypes *****/
75 void init_hardware(void);
76 void init_HWI(void);
77 void ISR_AIC(void);
78 /****** Main routine *****/
79 void main(){
80     // initialize board and the audio port
81     init_hardware();
82
83     /* initialize hardware interrupts */
84     init_HWI();
85
86     /* loop indefinitely, waiting for interrupts */
87     while(1)
88     {};
89
90 }
91
92 /****** init_hardware() *****/
93 void init_hardware()
94 {
95     // Initialize the board support library, must be called first
96     DSK6713_init();
97
98     // Start the AIC23 codec using the settings defined above in config
99     H_Codec = DSK6713_AIC23_openCodec(0, &Config);
100
101     /* Function below sets the number of bits in word used by MSBSP (serial port) for

```

```

102 receives from AIC23 (audio port). We are using a 32 bit packet containing two
103 16 bit numbers hence 32BIT is set for receive */
104 MCBSP_FSETS(RCR1, RWDLEN1, 32BIT);
105
106 /* Configures interrupt to activate on each consecutive available 32 bits
107 from Audio port hence an interrupt is generated for each L & R sample pair */
108 MCBSP_FSETS(SPCR1, RINTM, FRM);
109
110 /* These commands do the same thing as above but applied to data transfers to
111 the audio port */
112 MCBSP_FSETS(XCR1, XWDLEN1, 32BIT);
113 MCBSP_FSETS(SPCR1, XINTM, FRM);
114
115
116 }
117
118 /***** init_HWI() *****/
119 void init_HWI(void)
120 {
121     IRQ_globalDisable(); // Globally disables interrupts
122     IRQ_nmiEnable(); // Enables the NMI interrupt (used by the debugger)
123     IRQ_map(IRQ_EVT_RINT1, 4); // Maps an event to a physical interrupt
124     IRQ_enable(IRQ_EVT_RINT1); // Enables the event
125     IRQ_globalEnable(); // Globally enables interrupts
126 }
127
128 /***** WRITE YOUR INTERRUPT SERVICE ROUTINE HERE*****/
129
130 void ISR_AIC(void)
131 {
132     // FIR filter
133     // operation principle: do a forward pass of the sample buffer until the end is hit,
134     // then wrap the sample pointer to the start of the buffer and do the remainder of
135     // iterations that can be computed from the amount of coefficients left to process (with pointer
136     // arithmetic).
137
138     double* coeffptr = b;
139     double* coeffEndptr = b + N; // points to the element AFTER the coefficient array
140     double* sampleptr = buffer + index; // point to oldest sample initially
141     double* bufferEndptr = buffer + N; // one after last element
142
143     int loopcnt = bufferEndptr - sampleptr; // how many iterations are needed for a single-step loop
144     char modunroll = loopcnt % 4; // non-integral leftover of an unrolled loop
145
146     // accumulators
147     double result = 0;
148     double result2 = 0;
149     double result3 = 0;
150     double result4 = 0;
151
152     *sampleptr = mono_read_16Bit(); // read sample into buffer
153
154     // process samples until the end of the sample buffer is hit
155     while(sampleptr < bufferEndptr-3)
156     {
157         result += (*coeffptr++) * (*sampleptr++);

```



```

158     result2 += (*coeffptr++) * (*sampleptr++);
159     result3 += (*coeffptr++) * (*sampleptr++);
160     result4 += (*coeffptr++) * (*sampleptr++);
161 }
162
163 // take care of non-integral leftover iterations
164 if (modunroll>0) result += (*coeffptr++) * (*sampleptr++);
165 if (modunroll>1) result2 += (*coeffptr++) * (*sampleptr++);
166 if (modunroll>2) result3 += (*coeffptr++) * (*sampleptr++);
167
168 sampleptr = buffer; // wrap pointer to beginning of the buffer
169
170 // pass the remainder of the buffer (amount of iterations = how many coefficients there are
    left to process)
171 while (coeffptr < coeffEndptr-3)
172 {
173     result += (*coeffptr++) * (*sampleptr++);
174     result2 += (*coeffptr++) * (*sampleptr++);
175     result3 += (*coeffptr++) * (*sampleptr++);
176     result4 += (*coeffptr++) * (*sampleptr++);
177 }
178
179 // take care of non-integral leftover iterations
180 if (modunroll==1) result += (*coeffptr++) * (*sampleptr++);
181 if (modunroll==1 || modunroll==2) result2 += (*coeffptr++) * (*sampleptr++);
182 if (modunroll==1 || modunroll==2 || modunroll==3) result3 += (*coeffptr++) * (*sampleptr++);
183
184 // sum the accumulators
185 result = result + result2 + result3 + result4;
186
187 // advance index into circular buffer
188 index = (index == 0) ? N-1 : index-1;
189
190 mono_write_16Bit(result); // output sample
191 }

```

A.5 Assembly Implementation

A.5.1 C File

```

1  /*****
2      DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3      IMPERIAL COLLEGE LONDON
4
5      EE 3.19: Real Time Digital Signal Processing
6      Dr Paul Mitcheson and Daniel Harvey
7
8      LAB 4 – ASM FIR
9      *****/
10
11 /***** Pre-processor statements *****/
12
13 #include <stdlib.h>
14 #include <stdio.h>
15 // Included so program can make use of DSP/BIOS configuration tool.
16 #include "dsp_bios_cfg.h"
17

```

```

18  /* The file dsk6713.h must be included in every program that uses the BSL. This
19     example also includes dsk6713_aic23.h because it uses the
20     AIC23 codec module (audio interface). */
21  #include "dsk6713.h"
22  #include "dsk6713_aic23.h"
23
24  // math library (trig functions)
25  #include <math.h>
26
27  // Some functions to help with writing/reading the audio ports when using interrupts.
28  #include <helper_functions_ISR.h>
29
30  /***** Global declarations *****/
31
32  /* Audio port configuration settings: these values set registers in the AIC23 audio
33     interface to configure it. See TI doc SLWS106D 3–3 to 3–10 for more info. */
34  DSK6713_AIC23_Config Config = { \
35      /***** */
36      /* REGISTER          FUNCTION          SETTINGS          */
37      /***** */
38      0x0017, /* 0 LEFTINVOL Left line input channel volume 0dB */
39      0x0017, /* 1 RIGHTINVOL Right line input channel volume 0dB */
40      0x01f9, /* 2 LEFTHPVOL Left channel headphone volume 0dB */
41      0x01f9, /* 3 RIGHTHPVOL Right channel headphone volume 0dB */
42      0x0011, /* 4 ANAPATH Analog audio path control DAC on, Mic boost 20dB */
43      0x0000, /* 5 DIGPATH Digital audio path control All Filters off */
44      0x0000, /* 6 DPOWERDOWN Power down control All Hardware on */
45      0x0043, /* 7 DIGIF Digital audio interface format 16 bit */
46      0x008d, /* 8 SAMPLERATE Sample rate control 8 KHZ */
47      0x0001, /* 9 DIGACT Digital interface activation On */
48      /***** */
49  };
50
51
52  // Codec handle:— a variable used to identify audio interface
53  DSK6713_AIC23_CodecHandle H_Codec;
54
55
56  /***** Filter Stuff *****/
57  // The order of the FIR filter + 1
58  #define N 88
59
60  // The size, in bytes, of the buffer
61  #define BUFFER_BYTE_SIZE 1024
62
63  // the buffer
64  double x_buffer[BUFFER_BYTE_SIZE/8] = {0};
65
66  // Byte align
67  #pragma DATA_ALIGN(x_buffer, BUFFER_BYTE_SIZE)
68
69  // pointer to first element
70  double *X_PTR = x_buffer;
71
72  // include the coefficients
73  #include "fir_coef.txt"
74

```

```

75 // index of the current "current" (zero) sample
76 int index = 0;
77
78 // Assembly circular FIR
79 extern void circ_FIR_DP(double **ptr, double *coef, double *input_samp, double *filtered_samp,
    unsigned int numCoefs);
80
81 /***** Function prototypes *****/
82 void init_hardware(void);
83 void init_HWI(void);
84 void ISR_AIC(void);
85 /***** Main routine *****/
86 void main(){
87     // initialize board and the audio port
88     init_hardware();
89
90     /* initialize hardware interrupts */
91     init_HWI();
92
93     /* loop indefinitely, waiting for interrupts */
94     while(1)
95     {};
96
97 }
98
99 /***** init_hardware() *****/
100 void init_hardware()
101 {
102     // Initialize the board support library, must be called first
103     DSK6713_init();
104
105     // Start the AIC23 codec using the settings defined above in config
106     H_Codec = DSK6713_AIC23_openCodec(0, &Config);
107
108     /* Function below sets the number of bits in word used by MSBSP (serial port) for
109     receives from AIC23 (audio port). We are using a 32 bit packet containing two
110     16 bit numbers hence 32BIT is set for receive */
111     MCBSP_FSETS(RCR1, RWDLEN1, 32BIT);
112
113     /* Configures interrupt to activate on each consecutive available 32 bits
114     from Audio port hence an interrupt is generated for each L & R sample pair */
115     MCBSP_FSETS(PCR1, RINTM, FRM);
116
117     /* These commands do the same thing as above but applied to data transfers to
118     the audio port */
119     MCBSP_FSETS(XCR1, XWDLEN1, 32BIT);
120     MCBSP_FSETS(PCR1, XINTM, FRM);
121
122 }
123
124 /***** init_HWI() *****/
125 void init_HWI(void)
126 {
127     IRQ_globalDisable(); // Globally disables interrupts
128     IRQ_nmiEnable(); // Enables the NMI interrupt (used by the debugger)
129     IRQ_map(IRQ_EVT_RINT1, 4); // Maps an event to a physical interrupt
130

```

```

131 |   IRQ_enable(IRQ_EVT_RINT1);    // Enables the event
132 |   IRQ_globalEnable();          // Globally enables interrupts
133 |
134 | }
135 |
136 | /***** WRITE YOUR INTERRUPT SERVICE ROUTINE HERE*****/
137 |
138 | void ISR_AIC(void){
139 |     double sample = 0, output = 0;
140 |     sample = mono_read_16Bit(); // read
141 |     circ_FIR_DP(&X_PTR, b, &sample, &output, N);
142 |     mono_write_16Bit((Int16) output);
143 | }

```

A.5.2 Linear Assembly Implementation

```

1 | ; *****
2 | ;   DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3 | ;   IMPERIAL COLLEGE LONDON
4 | ;
5 | ;   EE 3.19: Real Time Digital Signal Processing
6 | ;   Course by: Dr Paul Mitcheson
7 | ;
8 | ;   LAB 4: Double precision FIR using Circular Buffer Hardware
9 | ;
10 | ;   ***** circ_FIR_DP.ASM *****
11 | ;
12 | ; *****
13 | ;   Written by D. Harvey: 18 Jan 2010
14 | ;
15 | ; *****
16 | ;
17 | .global _circ_FIR_DP
18 |
19 | .text
20 |
21 | ; ***** _circ_FIR_DP description *****
22 | ;
23 | ;   The input delay buffer has a data length of (size in bytes)/(data type length).
24 | ;   The buffer you create must have a power of 2 size in bytes
25 | ;   i.e its length in bytes must equal 2^X bytes (where X is integer between 1 and 32).
26 | ;
27 | ;   Also ensure that its data length (size in bytes/8) is longer than the
28 | ;   coefficient array data length. The buffer will need to be data aligned
29 | ;   using #pragma DATA_ALIGN(delay_buff_name, B) before it is defined
30 | ;   where B is your chosen delay buffer size in bytes.
31 | ;
32 | ;   circ_FIR_DP function call in C;
33 | ;
34 | ;   circ_FIR_DP( &circ_ptr, &coef[0], &read_samp, &filtered_samp, N );
35 | ;
36 | ; ***** Register Assignments *****
37 | ;
38 | ; A0 LSB Multiplication result      B0 Loop Counter
39 | ; A1 MSB " " " " " " " " " "      B1
40 | ; A2                                B2 Used to set AMR to circular mode
41 | ; A3                                B3 Return to C Address

```

```

42 ; A4 &circ_ptr          B4 &coef[k]
43 ; A5 circ_ptr          B5
44 ; A6 &read_samp        B6 &filtered_samp
45 ; A7                   B7
46 ; A8 Number of Coefs (N)      B8
47 ; A9                   B9
48 ; A10 LSB_delay_circ[j]      B10 LSB_coef[k]
49 ; A11 MSB "                B11 MSB "
50 ; A12                   B12
51 ; A13                   B13 Temp Store for previous AMR register value
52 ; A14 MSB Accumulator      B14
53 ; A15 LSB "                B15
54 ; See Real Time Digital Signal Processing by Nasser Kehtarnavaz (page 146) for more
55 ; info on mixing C and Assembly.
56 ; *****
57
58 _circ_FIR_DP:
59     ; set circular mode using the AMR
60
61     MVC .S2      AMR,B13    ;(0) Save contents of AMR reg to B13
62     MVK .S2      4H,B2     ;(0) Lower half. set A5 to be circular buffering addressing mode using
63     MVKLH .S2    9H,B2     ;(0) Upper half. Set BK0 to work for 1024 bytes
64     MVC .S2      B2,AMR    ;(0) set AMR reg
65
66     ; get the data passed from C
67
68     LDDW .D1     *A6,A11:A10 ;(4) Get the 64 bit data for read_samp put it in A11:A10
69     LDW .D1      *A4,A5     ;(4) Get the address of the circ_ptr, dereference then place in A5
70     NOP 4        ; A5 now holds address pointing into delay_circ
71
72     STW .D1      A11,*--A5 ;(0) Store new input sample (MSB) to delay_circ array
73 || ZERO .S1     A14        ;(0) zero accumulator LSB
74     STW .D1      A10,*--A5 ;(0) Store new input sample (LSB) to delay_circ array
75 || ZERO .S1     A15        ;(0) zero accumulator MSB
76
77
78     STW .D1      A5,*A4     ;(0) write back the decremented pointer to circ_ptr
79     ; this points to the end of the MSB of where the next sample
80     ; will be stored on the next call to this function
81
82     || MV .S2X    A8, B0    ;(0) move parameter (numCoefs) passed from C into b0
83
84     ; ***** loop begin *****
85
86 loop:
87
88     ; ***** INSERT YOUR MAC CODE HERE *****
89     LDDW .D1     *A5++, A11:A10 ; (4) loads the (delayed) sample into A11:A10, and post increment
90     ; pointer
91     || LDDW .D2   *B4++, B11:B10 ; (4) load the coefficient into B11:B10, and post increment
92     ; pointer
93     NOP 4
94     MPYDP .MIX    A11:A10, B11:B10, A11:A10 ; (9, 4) DP multiply
95     NOP 9
96     ADDDP .L1     A15:A14, A11:A10, A15:A14 ; (6, 2) DP ADD
97     NOP 6

```

```

96
97
98
99 ; MAC must use 64 bit IEEE double floating point data obtained from arrays defined in C
100
101
102
103 ; *****
104
105 ; manage loop
106
107 SUB .D2      B0,1,B0      ; (0) b0 - 1 -> b0
108 [B0] B.S2     loop        ; (5) loop back if b0 is not zero
109 NOP          5
110
111 ;***** loop end *****
112
113 ; send the result of MAC back to C
114
115 STW .D2      A14,*B6      ;(0) Write accumulator (LSB) into filtered_samp
116 STW .D2      A15,*+B6[1] ;(0) Write accumulator (MSB) into filtered_samp
117
118 ; restore previous buffering mode
119
120 || MVC .S2    B13,AMR      ;(0) restore AMR reg to previous contents
121
122 ; return to C code
123
124 lend: B .S2    B3          ; (5) branch to b3 (register b3 holds the return address)
125 NOP          5
126
127 .end

```

A.5.3 Optimised Assembly Implementation

```

1 ; *****
2 ;
3 ; DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
4 ; IMPERIAL COLLEGE LONDON
5 ;
6 ; EE 3.19: Real Time Digital Signal Processing
7 ; Course by: Dr Paul Mitcheson
8 ;
9 ; LAB 4: Double precision FIR using Circular Buffer Hardware
10 ;
11 ; ***** circ_FIR_DP.ASM *****
12 ;
13 ; *****
14 ;
15 ; *****
16 ;
17 ; .global _circ_FIR_DP
18 ;
19 ; .text
20 ;
21 ; ***** _circ_FIR_DP description *****
22 ;

```

```

23 ;      The input delay buffer has a data length of (size in bytes)/(data type length).
24 ;      The buffer you create must have a power of 2 size in bytes
25 ;      i.e its length in bytes must equal 2^X bytes (where X is integer between 1 and 32).
26 ;
27 ;      Also ensure that its data length (size in bytes/8) is longer than the
28 ;      coefficient array data length. The buffer will need to be data aligned
29 ;      using #pragma DATA_ALIGN(delay_buff_name, B) before it is defined
30 ;      where B is your chosen delay buffer size in bytes.
31 ;
32 ; circ_FIR_DP function call in C;
33 ;
34 ; circ_FIR_DP( &circ_ptr , &coef[0], &read_samp , &filtered_samp , N );
35 ;
36 ; ***** Register Assignments *****
37 ;
38 ; A0 LSB Accumulator A          B0 Loop Counter
39 ; A1 MSB      "                B1
40 ; A2 LSB Multiplied result      A      B2 Used to set AMR to circular mode – then reused LSB
    Multiplied Result B
41 ; A3 MSB      "                B3 Return to C Address (original) – then reused MSB "
42 ; A4 &circ_ptr    – possible reuse      B4 &coef[k] – don't use for calc
43 ; A5 circ_ptr  – don't use for calc    B5
44 ; A6 &read_samp – possible reuse      B6 &filtered_samp – (original) – then reused LSB
    Accumulator B
45 ; A7                                          B7                                MSB "
46 ; A8 N, then LSB delay_circ[j] A          B8 LSB coef[k] A
47 ; A9      MSB "                            B9 MSB      "
48 ; A10 LSB delay_circ[j]      B          B10 LSB coef[k] B
49 ; A11 MSB      "                B11 MSB      "
50 ; A12                                          B12
51 ; A13                                          B13
52 ; A14                                          B14 Data pointer (DO NOT USE)
53 ; A15                                          B15 Stack Pointer (DO NOT USE)
54 ;
55 ; *****
56 ;
57 _circ_FIR_DP:
58     MVC.S2      AMR,B13      ;(0) Save contents of AMR reg to B13
59     || STW .D2    B3, *++B15  ;(0) save return to C to stack
60     || LDDW.D1    *A6,A11:A10 ;(4) Get the 32 bit data for read_samp put it in A11:A10
61
62     STW .D2      B6, *++B15  ;(0) save &filtered_samp to stack
63     || MVK .S2    4H,B2 ;(0) Set AMR to allow A5 to be used for circular addressing with
    BK0
64     || LDW .D1    *A4,A5      ;(4) Get the address of the circ_ptr, dereference then
    place in A5
65     MVKLH .S2    9H,B2 ;(0) Set BK0 to allow for 1024 bytes addressing
66     MVC.S2      B2,AMR      ;(0) set AMR reg
67
68     NOP 2                      ; A5 now holds address pointing into delay_circ
69
70     STW .D1      A11,*--A5    ;(0) Store new input sample (MSB) to delay_circ array
71     || ZERO .S1    A1          ;(0) zero accumulator LSB
72     || ZERO .S2    B3
73
74     STW .D1      A10,*--A5    ;(0) Store new input sample (LSB) to delay_circ array
75     || ZERO.S1    A0          ;(0) zero accumulator MSB

```

```

76 || ZERO .S2          B2
77
78 STW.D1              A5,*A4      ;(0) write back the decremented pointer to circ_ptr
79                        ; this points to the end of the MSB of where the next sample
80                        ; will be stored on the next call to this function
81
82 || MV .L2X           A8, B0      ;(0) move parameter (numCoefs) passed from C into b0
83 || MVK .S2           10, B1     ;(0) setup countdown to start addition
84
85
86 ADD .L2 B0, B1, B0 ;(0) Branch needs 10/2=5 iterations to setup and running.
87 || B .S2            loop      ;(0) Loop is only 4 cycles,
88                        ; so we need to kickstart the branch back for loop iteration 1
89
90 NOP                  ; NOP to allow the branch for Loop iteration 1 to happen right at
    the end
91
92 ;***** loop begin *****
93
94 loop:
95 [B0] SUB .S2         B0,2,B0     ;(0) Decrement loop counter by 2, because we are doing two
    calculations together
96
97
98 [B1] SUB .D2         B1,2,B1     ; (0) countdown to allow start of addition. Countdown is done
    by two
99
100                        ; because the loop counter is decremented by two. And since we
    added B0
101                        ; and B1 together before the loop, we must also double B1's
    value and subtract
102                        ; by 2 each time
103
104 [B0] B .S2           loop        ;(5) for current iteration i, kickstart the branch back
    for iteration i+1
105 || [B0] LDDW .D1     *A5++, A11:A10 ; (4) B - Load delayed sample
106 || [B0] LDDW .D2     *B4++, B11:B10 ; (4) B - Load coefficient
107 || [B0] MPYDP .M2X   B11:B10, A11:A10, B3:B2 ; (9,4) B - Multiply
108 || [!B1] ADDDP .L2   B7:B6, B3:B2, B7:B6 ; (6,2) B - Accumulate
109
110 [B0] LDDW .D1        *A5++, A9:A8 ; (4) A - Load delayed sample
111 || [B0] LDDW .D2     *B4++, B9:B8 ; (4) A - Load coefficient
112 || [B0] MPYDP .M1X   A9:A8, B9:B8, A3:A2 ; (9,4) A - Multiply
113 || [!B1] ADDDP .L1   A1:A0, A3:A2, A1:A0 ; (6,2) A - Accumulate
114 || [!B0] MV .S2      B6, B12 ; (0) for the final iteration this cycle, the LH result for B-
    Addition-44 is
115                        ; written on this cycle. We move the LH result for B-Addition-43
    out of the
116                        ; way to prevent losing them
117
118
119 ;***** loop end *****
120 MV .D1              A0, A12 ; (0) the UH result for A-Addition-44 is
121                        ; written on this cycle. We move the UH result for A-Addition-43
    out of the
122                        ; way to prevent losing them
123 || MV .S2           B7, B13 ; (0) the UH result for B-Addition-44 is

```



```

124             ; written on this cycle. We move the UH result for B-Addition-43
125             out of the
126             ; way to prevent losing them
127     MV .D1      A1, A13 ; (0) the LH result for A-Addition-44 is
128             ; written on this cycle. We move the LH result for A-Addition-43
129             out of the
130             ; way to prevent losing them
131 || ADDDP .L2     B7:B6, B13:B12, B13:B12 ; (6,2) the supurious B-Addition-45 will write
132             the LH result in
133             ; 2 cycles after this. Better start adding
134             result of B-Addition-44
135
136 ADDDP .L1      A1:A0, A13:A12, A13:A12 ; (6,2) the supurious A-Addition-45 will write
137             the LH result in
138             ; 2 cycles after this. Better start adding
139             result of A-Addition-44
140
141 LDW .D2        *B15--, B6 ; (4) get &filtered_samp from stack
142 LDW .D2        *B15--, B0 ; (4) get return to C from stack
143
144 NOP 3
145 ADDDP .L1X     A13:A12, B13:B12, A13:A12 ; (6,2) Add the results of Side A and B
146             together
147
148 NOP
149
150 ; return to C code
151
152 |end: B.S2      B0 ; (5) branch to b3 (register b3 holds the return address)
153 NOP 3
154
155 ; send the result of MAC back to C
156 STW.D2        A12,*B6 ;(0) Write accumulator (LSB) into filtered_samp
157
158 STW.D2        A13,*+B6[1] ;(0) Write accumulator (MSB) into filtered_samp
159 || MVC.S2      B1,AMR ;(0) restore AMR reg to previous contents
160
161 .end

```