

RTDSP Lab 4

Yong Wen Chua (ywc110) & Ryan Savitski (rs5010)

Declaration

Declaration: We confirm that this submission is our own work. In it, we give references and citations whenever we refer to or use the published, or unpublished, work of others. We are aware that this course is bound by penalties as set out in the College examination offenses policy.

Signed: Yong Wen Chua & Ryan Savitski

Contents

1	Matlab Filter Design	3
1.1	Coefficients	3
1.2	Frequency Response	3
2	Non-Circular Buffer FIR Filter	5
2.1	Code Description	5
2.2	Oscilloscope Traces	5
2.3	Code Performance	8
3	Circular Buffer FIR Filter	8
3.1	Naive Implementation	8
3.1.1	Code Description	9
3.1.2	Code Performance	9
3.2	Optimised Implementation	9
3.2.1	Code Operation	9
3.2.2	Code Performance	10
3.2.3	Spectrum Analyser Output	11

4	Assembly Implementation	12
4.1	Linear Implementation	12
4.1.1	Code Operation	12
4.1.2	Code Performance	12
4.2	Optimised Implementation	13
4.2.1	Optimisation Techniques	13
4.2.2	Code Operation	13
4.2.3	Code Performance	16
4.2.4	Spectrum Analyser Traces	16
5	Compiler Optimisation	17
5.1	Level 0 Optimisation	18
5.2	Level 2 Optimisation	19
A	Code Listings	20
A.1	Matlab Code for Filter Generation	20
A.2	Non-Circular Buffer	21
A.3	Naive Implementation for a Circular Buffer	23
A.4	Optimised Circular Buffer Implementation	26
A.5	Assembly Implementation	29
A.5.1	C File	29
A.5.2	Linear Assembly Implementation	31
A.5.3	Optimised Assembly Implementation	33

1 Matlab Filter Design

The transition band used in this lab is between 260 Hz and 450 Hz, and between 2250 Hz and 2500 Hz. The Matlab code used to generate the listing is given in section A.1.




1.1 Coefficients

The coefficients generated by the Order 87 filter (with 88 coefficients) used is given by:

-5.6238234861581632e-03	-4.8142851508671362e-03	3.2377476053097676e-03	5.2623077366623777e-03
3.8327678023773130e-04	2.5228524080704710e-03	6.6427594305550220e-03	2.0191540917237553e-03
6.0838154216067970e-04	6.0195074513261972e-03	2.2588854699456557e-03	-4.0581656174741142e-03
1.1053698037032480e-03	8.7570330682306904e-04	-9.4389095569342232e-03	-6.7133371831993478e-03
-4.4912094561377273e-04	-1.0781141008779919e-02	-1.2833025044814740e-02	7.4357338553088497e-04
-3.6475744956566657e-03	-1.2285472406529016e-02	4.9069216133462504e-03	1.1791976942964414e-02
-3.5124996299853682e-03	8.4328459566069963e-03	2.8242140033990469e-02	9.5414427887197482e-03
4.6527705138212187e-03	3.3181195014207174e-02	1.9161471979520985e-02	-1.1640938381470692e-02
1.4905816953372706e-02	1.8640626747436755e-02	-3.8390515525090867e-02	-3.0977635742666779e-02
6.9891233521773809e-03	-6.2265514731766294e-02	-1.0105444362367744e-01	-9.6437225383029998e-03
-5.1295032155504995e-02	-2.1091838197686907e-01	-2.1562212120427096e-02	4.2133153775698379e-01
4.2133153775698379e-01	-2.1562212120427096e-02	-2.1091838197686907e-01	-5.1295032155504995e-02
-9.6437225383029998e-03	-1.0105444362367744e-01	-6.2265514731766294e-02	6.9891233521773809e-03
-3.0977635742666779e-02	-3.8390515525090867e-02	1.8640626747436755e-02	1.4905816953372706e-02
-1.1640938381470692e-02	1.9161471979520985e-02	3.3181195014207174e-02	4.6527705138212187e-03
9.5414427887197482e-03	2.8242140033990469e-02	8.4328459566069963e-03	-3.5124996299853682e-03
1.1791976942964414e-02	4.9069216133462504e-03	-1.2285472406529016e-02	-3.6475744956566657e-03
7.4357338553088497e-04	-1.2833025044814740e-02	-1.0781141008779919e-02	-4.4912094561377273e-04
-6.7133371831993478e-03	-9.4389095569342232e-03	8.7570330682306904e-04	1.1053698037032480e-03
-4.0581656174741142e-03	2.2588854699456557e-03	6.0195074513261972e-03	6.0838154216067970e-04
2.0191540917237553e-03	6.6427594305550220e-03	2.5228524080704710e-03	3.8327678023773130e-04
5.2623077366623777e-03	3.2377476053097676e-03	-4.8142851508671362e-03	-5.6238234861581632e-03

1.2 Frequency Response

The frequency response of the generated filter is given on the following page.



2 Non-Circular Buffer FIR Filter

The code for the non-circular buffer FIR filter is given in section A.2.

2.1 Code Description

The coefficients for the filter is kept in a global double array with the name `b`. An array of size 88, `buffer`, is used as the storage for the previous inputs, required for the convolution. At the start of every ISR, the sample is first read from the input port.

```
1 | Int16 sample = mono_read_16Bit(); // read
```

The buffer is then updated as though it's a shift register.

```
1 | // Handle the buffer
2 | for (i = N-1; i > 0; i--)
3 |     buffer[i] = buffer[i-1];
4 | buffer[0] = sample;
```

Finally, the convolution is done by a call to the `convoluteNonCircular` function and the output is written to. The convolution is done simply according to the following equation

$$output = \sum_{i=0}^{87} b[i] \times buffer[i]$$

and is implemented in code as below:

```
1 | for (i = 0; i < N; i++)
2 |     output += b[i] * buffer[i];
```

2.2 Oscilloscope Traces

The oscilloscope trace of the filter implemented on the DSP behave as expected with the amplitude changing accordingly.




Figure 2.1: 200 Hz input, with almost zero output. This is in the stop-band.




Figure 2.2: 400 Hz input, with increasing output amplitude. This is in the first transition band.




Figure 2.3: 500 Hz input, with maximum output amplitude. This is within the passband.




Figure 2.4: 1500 Hz input, with maximum amplitude. This is within the passband.




Figure 2.5: 2400 Hz, with decreasing amplitude. This is within the second transition band.




Figure 2.6: 3000 Hz input, with zero output. This is within the second stop-band.

2.3 Code Performance

The number of cycles taken between the start, and the end of the ISR routine is given in the table below. The number given is the lowest number of clock cycles observed. The number might vary due to cache hits and/or misses.

Optimisation Level	Number of Clock Cycles
None	5825
Level 0	4829
Level 2	1719

The time taken for the functions `mono_read_16Bit()`, and `mono_write_16Bit()` were also recorded, and is shown in table 2.1. These number of cycles do not vary with the type of buffer used as the functions are independent of the buffer used.

Optimisation Level	<code>mono_read_16Bit()</code>	<code>mono_write_16Bit()</code>
None	110	67
Level 0	109	53
Level 2	77	48

Table 2.1: The number of cycles for the functions `mono_read_16Bit()`, and `mono_write_16Bit()`

3 Circular Buffer FIR Filter

3.1 Naive Implementation

A simple version of the circular buffer was first implemented to ensure that it worked correctly. The code listing can be found in section A.3. Its operations are explained in the next section.

3.1.1 Code Description

A variable “index” is used to indicate the position in the array at which the “current” sample should reside. This index is incremented after every new sample is obtained, eventually wrapping around to the front of the array. Thus, if the current index is of value i , then the previous n th sample will be given by the index value of $[(i - n) + N] \% N$ where $N = 88$ is the total number of coefficients. The array, and index are defined by

```
1 | Int16 buffer[N] = {0}; // initialise everything to zero
2 | int index = 0;
```

The newly retrieved sample will first be written to the buffer.

```
1 | *(buffer + index) = input; // equivalent to, and no faster than writing buffer[index] = input
```

A loop is then started to perform the Multiply and Accumulate (MAC) operation and the result is stored in result. Proper circular offset buffering is calculated using the method described earlier in this section.

```
1 | for (i = 0; i < N; i++)
2 |     result += b[i]* buffer[ ((index-i) + N) % N];
```

The index is then incremented. The mod operator ensures that proper wrapping around occurs.

```
1 | index = (index + 1)%N;
```

3.1.2 Code Performance

The number of cycles taken between the start, and the end of the ISR routine is given in the table below. The number given is the lowest number of clock cycles observed. The number might vary due to cache hits and/or misses. In general, this implementation of the buffer performed worse than the Non-Circular buffer version described in section §2. This is because the modulus operator is an expensive operation, and will be optimised in the next section.

Optimisation Level	Number of Clock Cycles
None	7377
Level 0	5830
Level 2	3934

3.2 Optimised Implementation

The code listing for the optimised implementation can be found in section A.4.

3.2.1 Code Operation

The code for the convolution was moved into the ISR routine, yielding negligible performance gains, but allowing for more optimisation to take place.

Similar to the code operation described in section 3.1.1, a variable “index” is used to indicate the position in the array at which the “current” sample should reside. This index is decremented after every new sample is obtained, eventually wrapping around to the front of the array. Thus, if the current index is of value i , then the previous n th sample will be given by the index value of $(i + n) \% N$ where $N = 88$ is the total number of coefficients. The variables are declared in the same way as in section 3.1.1.

Pointers are used to point to the appropriate values in the arrays for use during the MAC loop. This improves the performance of the code slightly, as offset addresses do not have to be calculated at the point of pointer dereference. Thus, at the start of the ISR routine, the following pointers are set up. `i` is a pointer to the first element in the coefficients and `bEnd` is the pointer to one element after the end of the coefficient array. `offset` is a pointer to the current entry in the buffer array to be written to, and `bufferEnd` is a pointer to one element after the end of the buffer array.

```

1 | double *i = b;
2 | double *bEnd = b + N; // one after last element
3 | double *offset = buffer + index;
4 | double *bufferEnd = buffer + N; // one after last element

```

The result is then read and written to the buffer.

```

1 | *offset = mono_read_16Bit(); // read and write to current "zero" sample

```

The MAC loop then takes place.

Another way to implement circular buffering is to use if/else tests to see if the index of the array is below zero, or after the last element. However, these tests are expensive. It can be noted that the for loop already does its own tests for an index during an iteration. The check necessary for circular buffering can thus be integrated with the index check of a for loop. To achieve circular buffering without if/else tests, two separate for loops are implemented.

The first for loop will perform the MAC for all entries in the buffer between the current entry up to, and including, the last entry in the buffer (since the older entries have indices larger than the current entry).

```

1 | for (; offset < bufferEnd; ++i, ++offset)
2 |     result += (*i) * (*offset);

```

The offset variable is then reset to the beginning of the buffer, and is looped until the necessary number of coefficients have been multiplied (with the check performed against `bEnd`).

```

1 | for (offset = buffer; i < bEnd; ++i, ++offset)
2 |     result += (*i) * (*offset);

```

The index is then decremented using an if/else check.

```

1 | index = (index == 0) ? N-1 : index-1;

```


3.2.2 Code Performance

The number of cycles taken between the start, and the end of the ISR routine is given in the table below. The number given is the lowest number of clock cycles observed. The number might vary due to cache hits and/or misses. In general, this implementation gives massive improvement in terms of performance.

Optimisation Level	Number of Clock Cycles
None	4526
Level 0	2898
Level 2	746

3.2.3 Spectrum Analyser Output

The output for the spectrum analyser is given in the figures below. Due to the input being fed to only one channel on the DSP, along with the potential divider in the circuitry, the value “seen” by the DSP will be one-fourth of what was provided by the analyser. This leads to an approximate -12 dB gain for the output in the frequency response. The figures given below have the necessary offset to reflect this. The phase is also roughly linear during in the passband.



4 Assembly Implementation

An implementation of the MAC operation was done in assembly. The code for the C file that calls the assembly function is given in section A.5.1. The ISR routine simply reads the sample from the output, calls the assembly function and writes the output. A buffer size of 1024 bytes was used. This is because there are 88 entries in the buffer, and 88 entries require $88 \times \frac{64}{8} = 704$ bytes of space. When rounded up to the nearest power of two, we get 1024.

Two versions of the assembly function were implemented, and will be detailed later in this section.

4.1 Linear Implementation

An assembly implementation of the MAC operation without any parallelism was implemented to test the output.

The code listing can be found in section A.5.2. In the comments to the code, the numbers in brackets after the code indicate the number of delay slots required after the instruction is sent to E1 stage of the pipeline before its results can be used. For floating point instructions, a second number will indicate the number of latency cycles after the E1 stage of the pipeline before the functional unit can execute another instruction.

4.1.1 Code Operation

The structure of the code before, and after the MAC loop is generally the same as the assembly code provided. The AMR register is set to have a value of 0x90004, which sets the register A5 to use circular buffering with a block size of 1024 bytes. The MAC loop then simply consists of code to load the sample data and the coefficients, multiply them together, and finally add them to an accumulator. The straightforward loop code is given below:

```

1 | LDDW .D1      *A5++, A11:A10 ; (4) loads the (delayed) sample into A11:A10, and post increment
   | pointer
2 | || LDDW .D2      *B4++, B11:B10 ; (4) load the coefficient into B11:B10, and post increment pointer
3 | NOP 4
4 | MPYDP .M1X      A11:A10, B11:B10, A11:A10 ; (9, 4) DP multiply
5 | NOP 9
6 | ADDDP .L1      A15:A14, A11:A10, A15:A14 ; (6, 2) DP ADD
7 | NOP 6

```

In the first execute packet of the loop, the coefficient and the sample are loaded into their respective registers (A11:A10, and B11:B10) in parallel using the D units on both sides. 4 delay slots are required before the results can be used. The values are then multiplied using the MPYDP instruction, which uses the M1 unit, and utilises the cross path (thus the .M1X). 9 delay slots are required before the results are added using ADDDP. Then, a further six delay slots are required before the loop begins again.

4.1.2 Code Performance

The number of cycles taken between the start, and the end of the ISR routine is given in the table below. The number given is the lowest number of clock cycles observed. The number might vary due to cache hits and/or misses. The C code in this case do not change much through the various optimisation level. This is because the compiler does not optimise the assembly code, and the assembly code has a constant number of clock cycles (including the five NOPs after the branch back to C). This linear and straightforward implementation of the MAC operation in assembly actually performs worse than the Non-Circular Buffer implemented in C at higher levels of optimisation. This is because at higher levels of optimisation, the compiler will attempt to optimise using techniques such as software pipelining. This will be further discussed in section §5.

Optimisation Level	Number of Clock Cycles	Assembly Code
None	2736	2594
Level 0	2736	
Level 2	2730	

4.2 Optimised Implementation

Various techniques can be employed to optimise the assembler code and shave the number of cycles required by five times. The techniques will be described in this section. The code listing can be found in section A.5.3.

4.2.1 Optimisation Techniques

There are various techniques that can be employed to take advantage of the VLIW architecture of the DSP hardware. This mostly include exploiting the ability to schedule multiple instructions that utilise different functional units to be executed in parallel, and also to understand how the pipeline works for the various instructions so as to interleave instructions. Some of the techniques used by the compiler (described in section §5) are also used.

Double precision (DP) instructions are the first area for optimisation. The delay slots between two consecutive DP instructions where the second instruction makes use of the result from the first instruction could be reduced by one (for example MPYDP followed by ADDDP). This is because the DP instructions write the lower half of the results to the register first, before writing the upper half of the results to the register in the final delay slot. DP instructions that read the lower half results first in E1, followed by the upper half in E2 can be scheduled to start executing in the final delay slot of the previous DP instruction. Thus, the number of delay slots between MPYDP followed by ADDDP can be reduced from 9 to 8.

Utilising multiple functional units on both sides is the second area for optimisation. This works, so long as the operations do not write to the same registers in the same cycle. There is also a need to be careful to not read more than four registers in the same register file in the same execute packet. Thus, two MPYDP and ADDDP operations can take place in parallel utilising both of the functional units. This can roughly half the number of cycles required for the code to run, but does, however, require twice the number of registers required.

Software pipelining for loops is the third area for optimisation. Software pipelining is analogous to hardware pipelining where multiple instructions are interleaved so that the functional units can be maximally utilised during their delay slots, subject to their latencies, if any. Software pipelining, along with loop unrolling are techniques used by compilers to optimise code. In software pipelining, the pipeline is first primed using a pipeline prologue. The main loop kernel is then executed for the required number of times, with several loop cycles unrolled to execute interleaved. Then, the loop epilogue will finish up any outstanding tasks. This technique can roughly reduce the number of cycles by a factor roughly equivalent to the number of times the loop is unrolled, but requires proper planning and tracking.

Finally, taking advantage of the branch delay slots can also reduce the numbers of cycles in a non-trivial manner. The branch instruction requires five delay slots afterwards, whether the branch is taken or not. Those five execute packets are guaranteed to execute, and thus code can be executed during those execute packets.

These techniques are employed in the code implementation, to be explained later on in this section.

4.2.2 Code Operation

The assembly function first starts off by setting the AMR register is set to have a value of 0x90004, which sets the register A5 to use circular buffering with a block size of 1024 bytes.

```

1 | ; set circular mode using the AMR
2 | MVC .S2      AMR,B13    ;(0) Save contents of AMR reg to B13
3 | MVK .S2      4H,B2      ;(0) Lower half. set A5 to be circular buffering addressing mode using
   | BK0
4 | MVKLH .S2    9H,B2      ;(0) Upper half. Set BK0 to work for 1024 bytes
5 | MVC .S2      B2,AMR     ;(0) set AMR reg

```

The sample that is just read is then loaded by dereferencing its address pointer, along with the address of the circular buffer by dereferencing its address pointer. At the same time, some registers are moved out of the way to prepare for the MAC loop. The register usage is described in the comments in the listing in section A.5.3.

```

1 | LDDW .D1      *A6,A9:A8  ;(4) Get the 64 bit data for read_samp put it in A9:A8
2 | || MV .S2X    A8, B0     ;(0) move parameter (numCoefs) passed from C into b0
3 | LDW .D1      *A4,A5      ;(4) Get the address of the circ_ptr, dereference then
   | place in
4 | || MV .S2     B3, B1     ;(0) move return to C address
5 | MV .S2     B6, B5      ;(0) move &filtered_samp
6 | NOP 3              ; A5 now holds address pointing into delay_circ

```

The sample is then stored into the buffer, and the registers used as the accumulators for the MAC loop is first zeroed.

```

1 | STW .D1      A9,*--A5    ;(0) Store new input sample (MSB) to delay_circ array
2 | || ZERO .S1   A0        ;(0) zero accumulator LSB
3 | || ZERO .S2   B2        ;(0) zero accumulator MSB
4 | STW .D1      A8,*--A5    ;(0) Store new input sample (LSB) to delay_circ array
5 | || ZERO .S1   A1        ;(0) zero accumulator MSB
6 | || ZERO .S2   B3

```

Finally, the address for the next sample read from the input to is written back to the memory location pointed by A4.

```

1 | STW .D1      A5,*A4      ;(0) write back the decremented pointer to circ_ptr

```

The loop prologue, described in as part of the software pipeline is then primed to load the first two sets of sample values and coefficients into the respective registers so as to perform two MAC operations in parallel to separate accumulators. The LDDW instructions for each pair of values are loaded in the same execute packet, and the next pair of values are loaded in the subsequent execute packet. The instruction requires four delays slots before the registers are fully written.

```

1 | ;***** loop prologue *****
2 | ; prime the pipeline
3 | LDDW .D1      *A5++, A9:A8 ; (4) loads the (delayed) sample into A9:A8, and post
   | increment pointer
4 | || LDDW .D2    *B4++, B9:B8 ; (4) load the coefficient into B9:B8, and post increment
   | pointer
5 |
6 | LDDW .D1      *A5++, A11:A10 ; (4) loads the (delayed) sample into A11:A10, and post
   | increment pointer
7 | || LDDW .D2    *B4++, B11:B10 ; (4) load the coefficient into B11:B10, and post
   | increment pointer
8 | NOP 4

```

The loop kernel is then executed next. The loop kernel will be executed N number of times, where N is the number of coefficients provided by the caller in C. In one execute packet, the kernel first attempts to multiply the two pairs of values loaded in the previous loop cycle (or in the loop prologue). It also performs a decrement of the loop counter by two. The MPYDP requires 8 delay slots (one less than 9, as described in section 4.2.1).

```

1 | ; ***** loop kernel *****
2 | MPYDP .M1X    A9:A8, B9:B8, A3:A2 ; (9, 4) DP multiply

```

```

3 | || MPYDP .M2X      B11:B10, A11:A10, B7:B6      ; (9, 4) DP multiply
4 | || SUB .S2        B0,2,B0                      ; (0) b0 - 2 -> b0

```

After three execute packets with NOPs, there are exactly five execute packets in the kernel, and thus the conditional branch instruction is executed.

```

1 |      NOP 3
2 |      [B0] B .S2          loop          ; (5) loop back if b0 is not zero

```

The next two pairs of values are then loaded. These LDDW instructions can actually be scheduled in the execute packet right after the MPYDP instruction as they write to the registers only on the fourth delay slot, but doing so would not change the number of cycles as the MPYDP still needs 8 delay slots. The delay slot requirements of these LDDW instructions will be met by the time the values are used again in the next loop's MPYDP instructions.

```

1 | || [B0] LDDW .D1      *A5++, A9:A8 ; (4) loads the (delayed) sample into A9:A8, and post
   |   increment pointer
2 | || [B0] LDDW .D2      *B4++, B9:B8 ; (4) load the coefficient into B9:B8, and post increment
   |   pointer
3 |
4 |      [B0] LDDW .D1      *A5++, A11:A10 ; (4) loads the (delayed) sample into A11:A10, and post
   |   increment pointer
5 | || [B0] LDDW .D2      *B4++, B11:B10 ; (4) load the coefficient into B11:B10, and post
   |   increment pointer

```

Three more NOPs are then performed to meet MPYDP's delay slots requirement, and then the various accumulators are added.

```

1 |      ADDDP .L1        A1:A0, A3:A2, A1:A0      ; (6, 2) DP ADD
2 | || ADDDP .L2        B3:B2, B7:B6, B3:B2      ; (6, 2) DP ADD

```

The epilogue of the loop is now performed. Five delay slots (one less than required, with similar reasons as MPYDP) are inserted for the final ADDDP instruction to complete execution before adding the two accumulators up. Five delay slots are needed for this ADDDP to complete. This is, again, one less than required because the lower half of the result will be used first later on.

```

1 |      ;***** loop epilogue *****
2 |      ; add both accumulators up
3 |      NOP 5          ; for the final addition to be complete
4 |      ADDDP .L1X      A1:A0, B3:B2, A1:A0      ; (6, 2) DP ADD

```

Taking advantage of the five delay slots after a branch, the branch back to C instruction is executed while the results of the MAC is written back to C and the previous AMR register value is restored.

```

1 |      NOP
2 |      ; return to C code
3 | lend: B .S2          B1          ; (5) branch to b1 (moved C return address)
4 |      NOP 3          ; send the result of MAC back to C
5 |      STW .D2        A0,*B5      ; (0) Write accumulator (LSB) into filtered_samp
6 |      STW .D2        A1,*+B5[1] ; (0) Write accumulator (MSB) into filtered_samp
7 |      ; restore previous buffering mode
8 | || MVC .S2          B13,AMR     ; (0) restore AMR reg to previous contents

```

It should be noted that with this optimisation, the number of coefficients, N , **MUST** be a multiple of four. If the number of coefficients is not a multiple of four, additional coefficients with values of zero should be added to make N a multiple of four. Otherwise, the code will compute the result wrongly.


4.2.3 Code Performance

The number of cycles taken between the start, and the end of the ISR routine is given in the table below. The number given is the lowest number of clock cycles observed. The number might vary due to cache hits and/or misses. The C code in this case do not change much through the various optimisation level. This is because the compiler does not optimise the assembly code, and the assembly code has a constant number of clock cycles. The optimisation technique discussed in section 4.2.1 provide massive improvement to the code performance, by five fold.

Optimisation Level	Number of Clock Cycles	Assembly Code
None	633	494
Level 0	633	
Level 2	648	

4.2.4 Spectrum Analyser Traces

The output for the spectrum analyser is given below. As before, the -12 dB offset that occurs has been corrected in the trace below.



5 Compiler Optimisation

The various optimisations performed by the compiler are described in the SPRU1870¹ document. Optimisation might result in a larger code size. The various clock cycles required for the different levels of optimisations from previous sections are copied in table 5.1, for comparison.

¹<http://www.ti.com/general/docs/lit/getliterature.tsp?literatureNumber=spru1870&fileType=pdf>

Optimisation Level	Non-circular Buffer	Optimised Circular Buffer
None	5825	4526
Level 0	4829	2898
Level 2	1719	746

Table 5.1: Comparison of the performance of the code at various compiler optimisation levels.

When no optimisation is done, the compiler generally generates assembly code “as-is” with no optimisation done to the code. This usually results in the fastest compilation time, and is easiest to debug (but with performance trade-off.). The section will examine the various optimisation performed by the compiler at various levels and examine how they could contribute to the increase in performance seen in table 5.1.

5.1 Level 0 Optimisation

As can be seen from table 5.1, level 0 results in some improvements in code performance (although not as drastic as level 2), with the non-circular and circular buffer achieving 17.1% and 36.0% improvement respectively.

The compiler will attempt to simplify the control-flow-graph (i.e. if/else, for, switch etc. statements). The code for both the different implementations do not use as much of these control statements, and thus not much improvement will arise from there. The compiler will also attempt to eliminate unused code, which is not present in both implementations. Next, the compiler will attempt to simplify statements and expressions. The implementations do not generally contain overly complicated expressions, and statements. However, the following statements contain expressions that always evaluate to the same constant values, and the compiler might attempt to “collapse” them into a constant value at compile-time, rather than ask them to be computed at run-time.

```

1  // from non-circular buffer
2  i = N-1;
3
4  // from circular buffer
5  double *bEnd = b + N;
6  double *bufferEnd = buffer + N

```

The compiler will also attempt to inline functions marked with the keyword `inline`. However, the keyword was not used in both implementations. The compiler will assign variables to registers, reducing the amount of memory access. This might have contributed a significant amount of code performance improvements to both implementation. It is likely that the circular buffer implementation benefited more from this optimisation, due to its use of pointers, which would have resulted in unnecessary amounts of dereferencing of pointers to pointers).

Finally, the compiler will attempt to perform loop rotation (or loop inversion)². Consider the following for loop in C code which will be transformed (essentially) by the compiler into an equivalent while loop in assembly. This results in two branches being run continually in a loop, and branches, whether taken or not, could lead to pipeline stalls (or in this architecture additional NOPs being inserted, which are wasteful if not optimised properly).

```

1  for (i = ; i < N; ++i) doSomething();
2
3  // transformed into
4  i = 0;

```

²See <http://lvm.org/devmtg/2009-10/ScalarEvolutionAndLoopOptimization.pdf> and http://en.wikipedia.org/wiki/Loop_inversion

```

5 | while (i < N) { // conditional branch to after end of loop if i >= N
6 |     doSomething();
7 |     ++i;
8 | } // unconditional branch to start of loop

```

Loop rotation replaces the whole `while` block with an `if` block containing a `do..while` loop, which reduces the number of branches in the loop to one.

```

1 | i = 0;
2 | if (i < N){ // conditional branch to after end of loop if i >= N OUTSIDE the loop
3 |     do{
4 |         doSomething();
5 |         i++;
6 |     } while (i < N); // conditional branch to beginning of loop if i < N
7 | }

```

This technique contributes a significant improvement in both implementations. This technique also enable code that are loop-invariant to be moved out of the loop themselves³.

5.2 Level 2 Optimisation

Level 2 optimisation performs all the optimisation in Levels 0 and 1. The optimisation performed in Level 1 (Performs local copy/constant propagation, Removes unused assignments, and Eliminates local common expressions) are not applicable to the implementations. As seen from table 5.1, the non-circular and circular buffer implementation saw a 64.4% and 74.3% improvement in performance when compared to Level 0 optimisation.

The compiler attempts to perform various loop optimisation such as software pipelining and loop unrolling as described in section 4.2.1. These optimisations contribute the most to the improvement in performance, seeing that most of the code is spent in loops.

The compiler also attempts to convert array references in loops to incremented pointer form, which was what was done already in the circular buffer implementation. In this case, it is the fact that the circular buffer only loops over the values once, rather than twice by the non-circular buffer, that gives it the performance advantage.

The various global optimisation done by the compiler is not relevant.

³See http://en.wikipedia.org/wiki/Loop-invariant_code_motion

A Code Listings

A.1 Matlab Code for Filter Generation

Based on the specification given, the following Matlab code was used to generate the filter:

```

1  clear;
2
3  rp = 0.4; % passband ripple
4  rs = 50; % stopband ripple
5  f = [0.065 0.1125 0.5625 0.625]; % Normalised frequencies
6  a = [0 1 0]; % amplitude
7  fs = 8000; % sampling frequency
8
9  % calculate deviation
10 dev = [10^(-rs/20) (10^(rp/20)-1)/(10^(rp/20)+1) 10^(-rs/20)];
11
12 % determine the order
13 [n,fo,ao,w] = firpmord(f,a,dev);
14
15 b = firpm(n+3, fo, ao, w);
16
17 % time to plot
18 figure
19
20 % linear gain plot
21 subplot(2,2,[1 3]);
22 % [h,f] = freqz(b,a,n,fs)
23 [h, omega] = freqz(b, 1, 2048, fs);
24 plot(fo.*(fs/2), ao, omega, abs(h));
25 legend('Ideal', 'Design');
26 grid minor;
27 xlabel('Frequencyu(Hz)');
28 ylabel('Gain');
29
30 % magnitude bode plot
31 subplot(2,2,2)
32 %semilogx(omega, mag2db(abs(h)));
33 plot(omega, mag2db(abs(h)));
34 xlim([10 fs/2]);
35 grid minor;
36 xlabel('Frequencyu(Hz)');
37 ylabel('Gainu(dB)');
38
39 % phase bode plot
40 subplot(2,2,4)
41 %semilogx(omega, unwrap(angle(h)));
42 plot(omega, unwrap(angle(h)));
43 xlim([10 fs/2]);
44 grid minor;
45 xlabel('Frequencyu(Hz)');
46 ylabel('Phaseu(radians)');
47
48 % write to file
49 format long e
50 save('fir_coef.txt', 'b', '-ascii', '-double', '-tabs');
51 save('fir_coef_float.txt', 'b', '-ascii', '-tabs');

```

A.2 Non-Circular Buffer

```

1  /*****
2      DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3      IMPERIAL COLLEGE LONDON
4
5      EE 3.19: Real Time Digital Signal Processing
6      Dr Paul Mitcheson and Daniel Harvey
7
8      LAB 4 – Non-circular FIR
9      *****/
10
11 /***** Pre-processor statements *****/
12
13 #include <stdlib.h>
14 #include <stdio.h>
15 // Included so program can make use of DSP/BIOS configuration tool.
16 #include "dsp_bios_cfg.h"
17
18 /* The file dsk6713.h must be included in every program that uses the BSL. This
19    example also includes dsk6713_aic23.h because it uses the
20    AIC23 codec module (audio interface). */
21 #include "dsk6713.h"
22 #include "dsk6713_aic23.h"
23
24 // math library (trig functions)
25 #include <math.h>
26
27 // Some functions to help with writing/reading the audio ports when using interrupts.
28 #include <helper_functions_ISR.h>
29
30 /***** Global declarations *****/
31
32 /* Audio port configuration settings: these values set registers in the AIC23 audio
33    interface to configure it. See TI doc SLWS106D 3–3 to 3–10 for more info. */
34 DSK6713_AIC23_Config Config = { \
35     /*****
36     /* REGISTER          FUNCTION          SETTINGS          */
37     *****/\
38     0x0017, /* 0 LEFTINVOL Left line input channel volume 0dB          */\
39     0x0017, /* 1 RIGHTINVOL Right line input channel volume 0dB          */\
40     0x01f9, /* 2 LEFTHPVOL Left channel headphone volume 0dB          */\
41     0x01f9, /* 3 RIGHTHPVOL Right channel headphone volume 0dB          */\
42     0x0011, /* 4 ANAPATH Analog audio path control DAC on, Mic boost 20dB */\
43     0x0000, /* 5 DIGPATH Digital audio path control All Filters off      */\
44     0x0000, /* 6 DPOWERDOWN Power down control All Hardware on          */\
45     0x0043, /* 7 DIGIF Digital audio interface format 16 bit            */\
46     0x008d, /* 8 SAMPLERATE Sample rate control 8 KHZ                    */\
47     0x0001, /* 9 DIGACT Digital interface activation On                  */\
48     /*****
49     */\
50 };
51
52 // Codec handle:— a variable used to identify audio interface
53 DSK6713_AIC23_CodecHandle H_Codec;
54
55

```

```

56  /***** Filter Stuff *****/
57  // The order of the FIR filter +1
58  #define N 88
59
60  // include the coefficients
61  #include "fir_coef.txt"
62
63  // define the buffer
64  Int16 buffer[N] = {0};
65
66  /***** Function prototypes *****/
67  void init_hardware(void);
68  void init_HWI(void);
69  void ISR_AIC(void);
70  Int16 convoluteNonCircular(void);
71  /***** Main routine *****/
72  void main(){
73
74
75      // initialize board and the audio port
76      init_hardware();
77
78      /* initialize hardware interrupts */
79      init_HWI();
80
81      /* loop indefinitely , waiting for interrupts */
82      while(1)
83      {
84
85      }
86
87  /***** init_hardware() *****/
88  void init_hardware()
89  {
90      // Initialize the board support library , must be called first
91      DSK6713_init();
92
93      // Start the AIC23 codec using the settings defined above in config
94      H_Codec = DSK6713_AIC23_openCodec(0, &Config);
95
96      /* Function below sets the number of bits in word used by MSBSP (serial port) for
97      receives from AIC23 (audio port). We are using a 32 bit packet containing two
98      16 bit numbers hence 32BIT is set for receive */
99      MCBSP_FSETS(RCR1, RWDLEN1, 32BIT);
100
101      /* Configures interrupt to activate on each consecutive available 32 bits
102      from Audio port hence an interrupt is generated for each L & R sample pair */
103      MCBSP_FSETS(SPCR1, RINTM, FRM);
104
105      /* These commands do the same thing as above but applied to data transfers to
106      the audio port */
107      MCBSP_FSETS(XCR1, XWDLEN1, 32BIT);
108      MCBSP_FSETS(SPCR1, XINTM, FRM);
109
110
111  }
112

```

```

113  /***** init_HWI() *****/
114  void init_HWI(void)
115  {
116      IRQ_globalDisable();    // Globally disables interrupts
117      IRQ_nmiEnable();        // Enables the NMI interrupt (used by the debugger)
118      IRQ_map(IRQ_EVT_RINT1,4); // Maps an event to a physical interrupt
119      IRQ_enable(IRQ_EVT_RINT1); // Enables the event
120      IRQ_globalEnable();     // Globally enables interrupts
121
122  }
123
124  /***** WRITE YOUR INTERRUPT SERVICE ROUTINE HERE*****/
125
126  void ISR_AIC(void){
127      int i;
128      Int16 output;
129      Int16 sample = mono_read_16Bit(); // read
130
131      // Handle the buffer
132      for (i = N-1; i > 0; i--)
133          buffer[i] = buffer[i-1];
134
135      buffer[0] = sample;
136      output = convoluteNonCircular();
137      mono_write_16Bit(output); // write
138  }
139
140  // Perform convolution
141  Int16 convoluteNonCircular(void){
142      double output = 0;
143      int i;
144
145      for (i = 0; i < N; i++)
146          output += b[i] * buffer[i];
147
148      return (Int16) round(output);
149  }

```

A.3 Naive Implementation for a Circular Buffer

```

1  /*****
2      DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3      IMPERIAL COLLEGE LONDON
4
5      EE 3.19: Real Time Digital Signal Processing
6      Dr Paul Mitcheson and Daniel Harvey
7
8      LAB 4 – Naive Circular FIR
9      *****/
10
11  /***** Pre-processor statements *****/
12
13  #include <stdlib.h>
14  #include <stdio.h>
15  // Included so program can make use of DSP/BIOS configuration tool.
16  #include "dsp_bios_cfg.h"
17

```

```

18  /* The file dsk6713.h must be included in every program that uses the BSL. This
19     example also includes dsk6713_aic23.h because it uses the
20     AIC23 codec module (audio interface). */
21  #include "dsk6713.h"
22  #include "dsk6713_aic23.h"
23
24  // math library (trig functions)
25  #include <math.h>
26
27  // Some functions to help with writing/reading the audio ports when using interrupts.
28  #include <helper_functions_ISR.h>
29
30  /***** Global declarations *****/
31
32  /* Audio port configuration settings: these values set registers in the AIC23 audio
33     interface to configure it. See TI doc SLWS106D 3–3 to 3–10 for more info. */
34  DSK6713_AIC23_Config Config = { \
35      /*****
36      /* REGISTER          FUNCTION          SETTINGS          */
37      /*****
38      0x0017, /* 0 LEFTINVOL Left line input channel volume 0dB          */\
39      0x0017, /* 1 RIGHTINVOL Right line input channel volume 0dB          */\
40      0x01f9, /* 2 LEFTHPVOL Left channel headphone volume 0dB          */\
41      0x01f9, /* 3 RIGHTHPVOL Right channel headphone volume 0dB          */\
42      0x0011, /* 4 ANAPATH Analog audio path control DAC on, Mic boost 20dB */\
43      0x0000, /* 5 DIGPATH Digital audio path control All Filters off      */\
44      0x0000, /* 6 DPOWERDOWN Power down control All Hardware on          */\
45      0x0043, /* 7 DIGIF Digital audio interface format 16 bit            */\
46      0x008d, /* 8 SAMPLERATE Sample rate control 8 KHZ                    */\
47      0x0001 /* 9 DIGACT Digital interface activation On                  */\
48      /*****/
49  };
50
51
52  // Codec handle:— a variable used to identify audio interface
53  DSK6713_AIC23_CodecHandle H_Codec;
54
55
56  /***** Filter Stuff *****/
57  // The order of the FIR filter +1
58  #define N 88
59
60  // include the coefficients
61  #include "fir_coef.txt"
62
63  // define the buffer
64  Int16 buffer[N] = {0};
65
66  // index of the current "current" (zero) sample
67  int index = 0;
68
69  /***** Function prototypes *****/
70  void init_hardware(void);
71  void init_HWI(void);
72  void ISR_AIC(void);
73  Int16 convolute(Int16 input);
74  /***** Main routine *****/

```



```

75 void main(){
76     // initialize board and the audio port
77     init_hardware();
78
79     /* initialize hardware interrupts */
80     init_HWI();
81
82     /* loop indefinitely , waiting for interrupts */
83     while(1)
84     {};
85
86 }
87
88 /***** init_hardware() *****/
89 void init_hardware()
90 {
91     // Initialize the board support library , must be called first
92     DSK6713_init();
93
94     // Start the AIC23 codec using the settings defined above in config
95     H_Codec = DSK6713_AIC23_openCodec(0, &Config);
96
97     /* Function below sets the number of bits in word used by MSBSP (serial port) for
98     receives from AIC23 (audio port). We are using a 32 bit packet containing two
99     16 bit numbers hence 32BIT is set for receive */
100    MCBSP_FSETS(RCR1, RWDLEN1, 32BIT);
101
102    /* Configures interrupt to activate on each consecutive available 32 bits
103    from Audio port hence an interrupt is generated for each L & R sample pair */
104    MCBSP_FSETS(SPCR1, RINTM, FRM);
105
106    /* These commands do the same thing as above but applied to data transfers to
107    the audio port */
108    MCBSP_FSETS(XCR1, XWDLEN1, 32BIT);
109    MCBSP_FSETS(SPCR1, XINTM, FRM);
110
111 }
112
113 /***** init_HWI() *****/
114 void init_HWI(void)
115 {
116     IRQ_globalDisable(); // Globally disables interrupts
117     IRQ_nmiEnable(); // Enables the NMI interrupt (used by the debugger)
118     IRQ_map(IRQ_EVT_RINT1,4); // Maps an event to a physical interrupt
119     IRQ_enable(IRQ_EVT_RINT1); // Enables the event
120     IRQ_globalEnable(); // Globally enables interrupts
121
122 }
123
124 /***** WRITE YOUR INTERRUPT SERVICE ROUTINE HERE*****/
125
126 void ISR_AIC(void){
127     Int16 sample = mono_read_16Bit(); // read
128     sample = convolute(sample); // convolute
129     mono_write_16Bit(sample); // write
130 }
131

```

```

132
133 // Perform convolution
134 Int16 convolute(Int16 input){
135     int i;
136     double result = 0;
137     // write to current "zero" sample
138     *(buffer + index) = input;
139
140     for (i = 0; i < N; i++)
141         result += b[i]* buffer[ ((index-i) + N) % N];
142
143     // advance index
144     index = (index + 1)%N;
145
146     return (Int16) round(result);
147 }

```

A.4 Optimised Circular Buffer Implementation

```

1  /*****
2      DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3      IMPERIAL COLLEGE LONDON
4
5      EE 3.19: Real Time Digital Signal Processing
6      Dr Paul Mitcheson and Daniel Harvey
7
8      LAB 4 – Circular FIR
9      *****/
10
11 /***** Pre-processor statements *****/
12
13 #include <stdlib.h>
14 #include <stdio.h>
15 // Included so program can make use of DSP/BIOS configuration tool.
16 #include "dsp_bios_cfg.h"
17
18 /* The file dsk6713.h must be included in every program that uses the BSL. This
19    example also includes dsk6713_aic23.h because it uses the
20    AIC23 codec module (audio interface). */
21 #include "dsk6713.h"
22 #include "dsk6713_aic23.h"
23
24 // math library (trig functions)
25 #include <math.h>
26
27 // Some functions to help with writing/reading the audio ports when using interrupts.
28 #include <helper_functions_ISR.h>
29
30 /***** Global declarations *****/
31
32 /* Audio port configuration settings: these values set registers in the AIC23 audio
33    interface to configure it. See TI doc SLWS106D 3–3 to 3–10 for more info. */
34 DSK6713_AIC23_Config Config = { \
35     /*****
36     /* REGISTER          FUNCTION          SETTINGS          */
37     /*****
38     0x0017, /* 0 LEFTINVOL Left line input channel volume 0dB          */\

```

```

39     0x0017, /* 1 RIGHTINVOL Right line input channel volume 0dB */\
40     0x01f9, /* 2 LEFTHPVOL Left channel headphone volume 0dB */\
41     0x01f9, /* 3 RIGHTHPVOL Right channel headphone volume 0dB */\
42     0x0011, /* 4 ANAPATH Analog audio path control DAC on, Mic boost 20dB */\
43     0x0000, /* 5 DIGPATH Digital audio path control All Filters off */\
44     0x0000, /* 6 DPOWERDOWN Power down control All Hardware on */\
45     0x0043, /* 7 DIGIF Digital audio interface format 16 bit */\
46     0x008d, /* 8 SAMPLERATE Sample rate control 8 KHZ */\
47     0x0001 /* 9 DIGACT Digital interface activation On */\
48     /*******/
49 };
50
51
52 // Codec handle:- a variable used to identify audio interface
53 DSK6713_AIC23_CodecHandle H_Codec;
54
55
56 /****** Filter Stuff *****/
57 // The order of the FIR filter +1
58 #define N 88
59
60 // include the coefficients
61 #include "fir_coef.txt"
62
63 // define the buffer
64 double buffer[N] = {0};
65
66 // index of the current "current" (zero) sample
67 int index = 0;
68
69 // macro that based on the index of the current zero sample,
70 // calculate the index of the array to read
71 // including handling wrap arounds
72 // #define GET_INDEX(index, offset) (index + offset)%N
73
74 /****** Function prototypes *****/
75 void init_hardware(void);
76 void init_HWI(void);
77 void ISR_AIC(void);
78 /****** Main routine *****/
79 void main(){
80     // initialize board and the audio port
81     init_hardware();
82
83     /* initialize hardware interrupts */
84     init_HWI();
85
86     /* loop indefinitely , waiting for interrupts */
87     while(1)
88     {
89
90     }
91
92 /****** init_hardware() *****/
93 void init_hardware()
94 {
95     // Initialize the board support library , must be called first

```

```

96     DSK6713_init();
97
98     // Start the AIC23 codec using the settings defined above in config
99     H_Codec = DSK6713_AIC23_openCodec(0, &Config);
100
101     /* Function below sets the number of bits in word used by MSBSP (serial port) for
102     receives from AIC23 (audio port). We are using a 32 bit packet containing two
103     16 bit numbers hence 32BIT is set for receive */
104     MCBSP_FSETS(RCR1, RWDLEN1, 32BIT);
105
106     /* Configures interrupt to activate on each consecutive available 32 bits
107     from Audio port hence an interrupt is generated for each L & R sample pair */
108     MCBSP_FSETS(SPCR1, RINTM, FRM);
109
110     /* These commands do the same thing as above but applied to data transfers to
111     the audio port */
112     MCBSP_FSETS(XCR1, XWDLEN1, 32BIT);
113     MCBSP_FSETS(SPCR1, XINTM, FRM);
114
115
116 }
117
118 /***** init_HWI() *****/
119 void init_HWI(void)
120 {
121     IRQ_globalDisable(); // Globally disables interrupts
122     IRQ_nmiEnable(); // Enables the NMI interrupt (used by the debugger)
123     IRQ_map(IRQ_EVT_RINT1, 4); // Maps an event to a physical interrupt
124     IRQ_enable(IRQ_EVT_RINT1); // Enables the event
125     IRQ_globalEnable(); // Globally enables interrupts
126
127 }
128
129 /***** WRITE YOUR INTERRUPT SERVICE ROUTINE HERE*****/
130
131 void ISR_AIC(void){
132     double *i = b;
133     double *bEnd = b + N; // one after last element
134     double *offset = buffer + index;
135     double *bufferEnd = buffer + N; // one after last element
136
137     double result = 0;
138     *offset = mono_read_16Bit(); // read and write to current "zero" sample
139
140     for (; offset < bufferEnd; ++i, ++offset)
141         result += (*i) * (*offset);
142
143
144     for (offset = buffer; i < bEnd; ++i, ++offset)
145         result += (*i) * (*offset);
146
147     // advance index
148     index = (index == 0) ? N-1 : index-1;
149
150     mono_write_16Bit(result); // write
151 }

```

A.5 Assembly Implementation

A.5.1 C File

```

1  /*****
2      DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3      IMPERIAL COLLEGE LONDON
4
5      EE 3.19: Real Time Digital Signal Processing
6      Dr Paul Mitcheson and Daniel Harvey
7
8      LAB 4 — ASM FIR
9      *****/
10
11 /***** Pre-processor statements *****/
12
13 #include <stdlib.h>
14 #include <stdio.h>
15 // Included so program can make use of DSP/BIOS configuration tool.
16 #include "dsp_bios_cfg.h"
17
18 /* The file dsk6713.h must be included in every program that uses the BSL. This
19    example also includes dsk6713_aic23.h because it uses the
20    AIC23 codec module (audio interface). */
21 #include "dsk6713.h"
22 #include "dsk6713_aic23.h"
23
24 // math library (trig functions)
25 #include <math.h>
26
27 // Some functions to help with writing/reading the audio ports when using interrupts.
28 #include <helper_functions_ISR.h>
29
30 /***** Global declarations *****/
31
32 /* Audio port configuration settings: these values set registers in the AIC23 audio
33    interface to configure it. See TI doc SLWS106D 3–3 to 3–10 for more info. */
34 DSK6713_AIC23_Config Config = { \
35     /*****
36     /* REGISTER          FUNCTION          SETTINGS          */
37     /*****
38     0x0017, /* 0 LEFTINVOL Left line input channel volume 0dB          */\
39     0x0017, /* 1 RIGHTINVOL Right line input channel volume 0dB          */\
40     0x01f9, /* 2 LEFTHPVOL Left channel headphone volume 0dB          */\
41     0x01f9, /* 3 RIGHTHPVOL Right channel headphone volume 0dB          */\
42     0x0011, /* 4 ANAPATH Analog audio path control DAC on, Mic boost 20dB */\
43     0x0000, /* 5 DIGPATH Digital audio path control All Filters off      */\
44     0x0000, /* 6 DPOWERDOWN Power down control All Hardware on          */\
45     0x0043, /* 7 DIGIF Digital audio interface format 16 bit              */\
46     0x008d, /* 8 SAMPLERATE Sample rate control 8 KHZ                      */\
47     0x0001 /* 9 DIGACT Digital interface activation On                    */\
48     /*****
49 };
50
51
52 // Codec handle:— a variable used to identify audio interface
53 DSK6713_AIC23_CodecHandle H_Codec;

```

```

54
55
56 /***** Filter Stuff *****/
57 // The order of the FIR filter + 1
58 #define N 88
59
60 // The size, in bytes, of the buffer
61 #define BUFFER_BYTE_SIZE 1024
62
63 // the buffer
64 double x_buffer[BUFFER_BYTE_SIZE/8] = {0};
65
66 // Byte align
67 #pragma DATA_ALIGN(x_buffer, BUFFER_BYTE_SIZE)
68
69 // pointer to first element
70 double *X_PTR = x_buffer;
71
72 // include the coefficients
73 #include "fir_coef.txt"
74
75 // index of the current "current" (zero) sample
76 int index = 0;
77
78 // Assembly circular FIR
79 extern void circ_FIR_DP(double **ptr, double *coef, double *input_samp, double *filtered_samp,
      unsigned int numCoefs);
80
81 /***** Function prototypes *****/
82 void init_hardware(void);
83 void init_HWI(void);
84 void ISR_AIC(void);
85 /***** Main routine *****/
86 void main(){
87     // initialize board and the audio port
88     init_hardware();
89
90     /* initialize hardware interrupts */
91     init_HWI();
92
93     /* loop indefinitely, waiting for interrupts */
94     while(1)
95     {};
96
97 }
98
99 /***** init_hardware() *****/
100 void init_hardware()
101 {
102     // Initialize the board support library, must be called first
103     DSK6713_init();
104
105     // Start the AIC23 codec using the settings defined above in config
106     H_Codec = DSK6713_AIC23_openCodec(0, &Config);
107
108     /* Function below sets the number of bits in word used by MSBSP (serial port) for
109     receives from AIC23 (audio port). We are using a 32 bit packet containing two

```

```

110 | 16 bit numbers hence 32BIT is set for receive */
111 | MCBSP_FSETS(RCR1, RWDLEN1, 32BIT);
112 |
113 | /* Configures interrupt to activate on each consecutive available 32 bits
114 | from Audio port hence an interrupt is generated for each L & R sample pair */
115 | MCBSP_FSETS(SPCR1, RINTM, FRM);
116 |
117 | /* These commands do the same thing as above but applied to data transfers to
118 | the audio port */
119 | MCBSP_FSETS(XCR1, XWDLEN1, 32BIT);
120 | MCBSP_FSETS(SPCR1, XINTM, FRM);
121 |
122 |
123 | }
124 |
125 | /***** init_HWI() *****/
126 | void init_HWI(void)
127 | {
128 |     IRQ_globalDisable(); // Globally disables interrupts
129 |     IRQ_nmiEnable(); // Enables the NMI interrupt (used by the debugger)
130 |     IRQ_map(IRQ_EVT_RINT1, 4); // Maps an event to a physical interrupt
131 |     IRQ_enable(IRQ_EVT_RINT1); // Enables the event
132 |     IRQ_globalEnable(); // Globally enables interrupts
133 |
134 | }
135 |
136 | /***** WRITE YOUR INTERRUPT SERVICE ROUTINE HERE*****/
137 |
138 | void ISR_AIC(void){
139 |     double sample = 0, output = 0;
140 |     sample = mono_read_16Bit(); // read
141 |     circ_FIR_DP(&X_PTR, b, &sample, &output, N);
142 |     mono_write_16Bit((Int16) output);
143 | }

```

A.5.2 Linear Assembly Implementation

```

1 | ; *****
2 | ; DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3 | ; IMPERIAL COLLEGE LONDON
4 | ;
5 | ; EE 3.19: Real Time Digital Signal Processing
6 | ; Course by: Dr Paul Mitcheson
7 | ;
8 | ; LAB 4: Double precision FIR using Circular Buffer Hardware
9 | ;
10 | ; ***** circ_FIR_DP.ASM *****
11 | ;
12 | ; *****
13 | ; Written by D. Harvey: 18 Jan 2010
14 | ;
15 | ; *****
16 | ;
17 | .global _circ_FIR_DP
18 |
19 | .text
20 | ;

```

```

21 ; ***** _circ_FIR_DP description *****
22 ;
23 ;   The input delay buffer has a data length of (size in bytes)/(data type length).
24 ;   The buffer you create must have a power of 2 size in bytes
25 ;   i.e its length in bytes must equal 2^X bytes (where X is integer between 1 and 32).
26 ;
27 ;   Also ensure that its data length (size in bytes/8) is longer than the
28 ;   coefficient array data length. The buffer will need to be data aligned
29 ;   using #pragma DATA_ALIGN(delay_buff_name, B) before it is defined
30 ;   where B is your chosen delay buffer size in bytes.
31 ;
32 ; circ_FIR_DP function call in C;
33 ;
34 ; circ_FIR_DP( &circ_ptr, &coef[0], &read_samp, &filtered_samp, N );
35 ;
36 ; ***** Register Assignments *****
37 ;
38 ; A0 LSB Multiplication result      B0 Loop Counter
39 ; A1 MSB "                        B1
40 ; A2                               B2 Used to set AMR to circular mode
41 ; A3                               B3 Return to C Address
42 ; A4 &circ_ptr                      B4 &coef[k]
43 ; A5 circ_ptr                      B5
44 ; A6 &read_samp                    B6 &filtered_samp
45 ; A7                               B7
46 ; A8 Number of Coefs (N)           B8
47 ; A9                               B9
48 ; A10 LSB delay_circ[j]            B10 LSB coef[k]
49 ; A11 MSB "                       B11 MSB "
50 ; A12                             B12
51 ; A13                             B13 Temp Store for previous AMR register value
52 ; A14 MSB Accumulator              B14
53 ; A15 LSB "                       B15
54 ; See Real Time Digital Signal Processing by Nasser Kehtarnavaz (page 146) for more
55 ; info on mixing C and Assembly.
56 ; *****
57
58 _circ_FIR_DP:
59     ; set circular mode using the AMR
60
61     MVC .S2    AMR,B13    ;(0) Save contents of AMR reg to B13
62     MVK .S2    4H,B2      ;(0) Lower half. set A5 to be circular buffering addressing mode using
63     BK0
64     MVKLH .S2  9H,B2      ;(0) Upper half. Set BK0 to work for 1024 bytes
65     MVC .S2    B2,AMR     ;(0) set AMR reg
66
67     ; get the data passed from C
68
69     LDDW .D1    *A6,A11:A10 ;(4) Get the 64 bit data for read_samp put it in A11:A10
70     LDW .D1     *A4,A5      ;(4) Get the address of the circ_ptr, dereference then place in A5
71     NOP 4        ; A5 now holds address pointing into delay_circ
72
73     STW .D1     A11,*--A5 ;(0) Store new input sample (MSB) to delay_circ array
74     || ZERO .S1 A14        ;(0) zero accumulator LSB
75     STW .D1     A10,*--A5 ;(0) Store new input sample (LSB) to delay_circ array
76     || ZERO .S1 A15        ;(0) zero accumulator MSB

```



```

77
78 STW .D1      A5,*A4      ;(0) write back the decremented pointer to circ_ptr
79                ; this points to the end of the MSB of where the next sample
80                ; will be stored on the next call to this function
81
82 || MV .S2X     A8, B0      ;(0) move parameter (numCoefs) passed from C into b0
83
84 ;***** loop begin *****
85
86 loop:
87
88 ; ***** INSERT YOUR MAC CODE HERE *****
89 LDDW .D1      *A5++, A11:A10 ; (4) loads the (delayed) sample into A11:A10, and post increment
90                pointer
91 || LDDW .D2      *B4++, B11:B10 ; (4) load the coefficient into B11:B10, and post increment
92                pointer
93 NOP 4
94 MPYDP .MIX     A11:A10, B11:B10, A11:A10 ; (9, 4) DP multiply
95 NOP 9
96 ADDDP .L1      A15:A14, A11:A10, A15:A14 ; (6, 2) DP ADD
97 NOP 6
98
99 ; MAC must use 64 bit IEEE double floating point data obtained from arrays defined in C
100
101
102
103 ; *****
104
105 ; manage loop
106
107 SUB .D2        B0,1,B0      ; (0) b0 - 1 -> b0
108 [B0] B.S2      loop        ; (5) loop back if b0 is not zero
109 NOP 5
110
111 ;***** loop end *****
112
113 ; send the result of MAC back to C
114
115 STW .D2        A14,*B6      ;(0) Write accumulator (LSB) into filtered_samp
116 STW .D2        A15,*+B6[1] ;(0) Write accumulator (MSB) into filtered_samp
117
118 ; restore previous buffering mode
119
120 || MVC .S2      B13,AMR     ;(0) restore AMR reg to previous contents
121
122 ; return to C code
123
124 lend: B .S2      B3          ; (5) branch to b3 (register b3 holds the return address)
125 NOP 5
126
127 .end

```

A.5.3 Optimised Assembly Implementation

```

1 | ; *****

```

```

2 ;               DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
3 ;               IMPERIAL COLLEGE LONDON
4 ;
5 ;               EE 3.19: Real Time Digital Signal Processing
6 ;               Course by: Dr Paul Mitcheson
7 ;
8 ;               LAB 4: Double precision FIR using Circular Buffer Hardware
9 ;
10 ;               ***** circ_FIR_DP.ASM *****
11 ;
12 ; *****
13 ;               Written by D. Harvey: 18 Jan 2010
14 ;
15 ; *****
16 ;
17 ; .global _circ_FIR_DP
18 ;
19 ; .text
20 ;
21 ; ***** _circ_FIR_DP description *****
22 ;
23 ;     The input delay buffer has a data length of (size in bytes)/(data type length).
24 ;     The buffer you create must have a power of 2 size in bytes
25 ;     i.e its length in bytes must equal 2^X bytes (where X is integer between 1 and 32).
26 ;
27 ;     Also ensure that its data length (size in bytes/8) is longer than the
28 ;     coefficient array data length. The buffer will need to be data aligned
29 ;     using #pragma DATA_ALIGN(delay_buff_name, B) before it is defined
30 ;     where B is your chosen delay buffer size in bytes.
31 ;
32 ; circ_FIR_DP function call in C;
33 ;
34 ; circ_FIR_DP( &circ_ptr, &coef[0], &read_samp, &filtered_samp, N );
35 ;
36 ; ***** Register Assignments *****
37 ;
38 ; A0 LSB Accumulator 1           B0 Loop Counter
39 ; A1 MSB      "                 B1 Moved return to C Address
40 ; A2 LSB Multiplied result      1 B2 Used to set AMR to circular mode – then reused LSB
   ;   Accumulator 2
41 ; A3 MSB      "                 B3 Return to C Address (original) – then reused MSB "
42 ; A4 &circ_ptr    – possible reuse  B4 &coef[k] – don't use for calc
43 ; A5 circ_ptr  – don't use for calc B5 Moved &filtered_samp
44 ; A6 &read_samp – possible reuse  B6 &filtered_samp – (original) – then reused LSB
   ;   Multiplied result 2
45 ; A7                                           B7                               MSB "
46 ; A8 N, then LSB delay_circ[j] 1 B8 LSB coef[k] 1
47 ; A9           MSB "                 B9 MSB      "
48 ; A10 LSB delay_circ[j]      2 B10 LSB coef[k] 2
49 ; A11 MSB      "                 B11 MSB      "
50 ; A12                                           B12
51 ; A13                                           B13 Temp Store for previous AMR register value
52 ; A14                                           B14 Data pointer (DO NOT USE)
53 ; A15 Frame Pointer                B15 Stack Pointer (DO NOT USE)
54 ; See Real Time Digital Signal Processing by Nasser Kehtarnavaz (page 146) for more
55 ; info on mixing C and Assembly.
56 ; *****

```

```

57
58 _circ_FIR_DP:
59     ; set circular mode using the AMR
60     MVC .S2      AMR, B13      ;(0) Save contents of AMR reg to B13
61     MVK .S2      4H, B2        ;(0) Lower half. set A5 to be circular buffering
        addressing mode using BK0
62     MVKLH .S2    9H, B2        ;(0) Upper half. Set BK0 to work for 1024 bytes
63     MVC .S2      B2, AMR       ;(0) set AMR reg
64
65     ; get the data passed from C
66
67     LDDW .D1      *A6, A9:A8    ;(4) Get the 64 bit data for read_samp put it in A9:A8
68 || MV .S2X       A8, B0        ;(0) move parameter (numCoefs) passed from C into b0
69     LDW .D1       *A4, A5       ;(4) Get the address of the circ_ptr, dereference then
        place in A5
70 || MV .S2        B3, B1        ;(0) move return to C address
71     MV .S2        B6, B5       ;(0) move &filtered_samp
72     NOP 3                ; A5 now holds address pointing into delay_circ
73
74     STW .D1       A9, *--A5     ;(0) Store new input sample (MSB) to delay_circ array
75 || ZERO .S1      A0           ;(0) zero accumulator LSB
76 || ZERO .S2      B2
77
78     STW .D1       A8, *--A5     ;(0) Store new input sample (LSB) to delay_circ array
79 || ZERO .S1      A1           ;(0) zero accumulator MSB
80 || ZERO .S2      B3
81
82
83     STW .D1       A5, *A4       ;(0) write back the decremented pointer to circ_ptr
84                                ; this points to the end of the MSB of where the next sample
85                                ; will be stored on the next call to this function
86
87     ;***** loop prologue *****
88     ; prime the pipeline
89     LDDW .D1       *A5++, A9:A8 ; (4) loads the (delayed) sample into A9:A8, and post
        increment pointer
90 || LDDW .D2       *B4++, B9:B8 ; (4) load the coefficient into B9:B8, and post increment
        pointer
91
92     LDDW .D1       *A5++, A11:A10 ; (4) loads the (delayed) sample into A11:A10, and post
        increment pointer
93 || LDDW .D2       *B4++, B11:B10 ; (4) load the coefficient into B11:B10, and post
        increment pointer
94     NOP 4
95 loop:
96
97     ; ***** loop kernel *****
98     MPYDP .M1X     A9:A8, B9:B8, A3:A2 ; (9, 4) DP multiply
99 || MPYDP .M2X     B11:B10, A11:A10, B7:B6 ; (9, 4) DP multiply
100 || SUB .S2        B0, 2, B0      ; (0) b0 - 2 -> b0
101
102     NOP 3
103
104     [B0] B .S2      loop        ; (5) loop back if b0 is not zero
105 || [B0] LDDW .D1    *A5++, A9:A8 ; (4) loads the (delayed) sample into A9:A8, and post
        increment pointer

```

```

106 || [B0] LDDW .D2      *B4++, B9:B8 ; (4) load the coefficient into B9:B8, and post increment
      pointer
107
108
109 [B0] LDDW .D1      *A5++, A11:A10 ; (4) loads the (delayed) sample into A11:A10, and post
      increment pointer
110 || [B0] LDDW .D2      *B4++, B11:B10 ; (4) load the coefficient into B11:B10, and post
      increment pointer
111 NOP 3
112
113 ADDDP .L1          A1:A0, A3:A2, A1:A0 ; (6, 2) DP ADD
114 || ADDDP .L2          B3:B2, B7:B6, B3:B2 ; (6, 2) DP ADD
115
116
117
118 ;***** loop epilogue *****
119 ; add both accumulators up
120 NOP 5 ; for the final addition to be complete
121 ADDDP .L1X          A1:A0, B3:B2, A1:A0 ; (6, 2) DP ADD
122 NOP
123 ; return to C code
124 |end: B .S2          B1 ; (5) branch to b1 (moved C return address)
125 NOP 3
126
127 ; send the result of MAC back to C
128
129 STW .D2            A0,*B5 ;(0) Write accumulator (LSB) into filtered_samp
130 STW .D2            A1,*+B5[1] ;(0) Write accumulator (MSB) into filtered_samp
131
132 ; restore previous buffering mode
133
134 || MVC .S2          B13,AMR ;(0) restore AMR reg to previous contents
135
136 .end

```