Lab 6: Perhipherals

# Design Explanation

## Chip 2 Chip

Essentially, dmux is a selector. AND gate can be seen as a signal input and a selection input, that is, selection input could cut off the signal input. Taking advantage of the characteristic of AND

## 拉霸機

The details are down below:

1. Design Specification:
2. Truth Table:
3. Gate Level Circuits:

# Design Verification

## Chip 2 Chip

Enumerate all possible inputs, and verify the outputs manually. The pictures below are the representation with verification.

## 拉霸機

????????

# Contribution

## Lawrence Wu

## Ariel Chang

# What have we learned?