COM 6062

Network and Internetwork Architectures

Part 1: Computer System

- Data representation.
 - integer representations / arithmetic.
 - Boolean algebra.
- Computer architecture.
 - operating system (OS).
 - scheduling and memory management.
 - stored program architecture.
 - CPU instruction set and addressing modes.

binary / decimal / hexadecimal systems

Decimal System

Base 10 (or radix 10) system.

Decimal digits: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9.

$$(659)_{10} = (6 \times 10^{2}) + (5 \times 10^{1}) + (9 \times 10^{0})$$

$$(26035)_{10} = (2 \times 10^{4}) + (6 \times 10^{3}) + (0 \times 10^{2}) + (3 \times 10^{1}) + (5 \times 10^{0})$$

Fractional numbers:

$$(0.09)_{10} = (0 \times 10^{0}) + (0 \times 10^{-1}) + (9 \times 10^{-2})$$

$$(3.142)_{10} = (3 \times 10^{0}) + (1 \times 10^{-1}) + (4 \times 10^{-2}) + (2 \times 10^{-3})$$

In general,

$$(\cdots d_2 d_1 d_0 \cdot d_{-1} d_{-2} \cdots)_{10} = \sum_i d_i \times 10^i$$

Binary System

Base 2 (or radix 2) system.

Binary digits: 0, 1.

$$(1011)_2 = (1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0) = (11)_{10}$$

$$(101101)_2 = (1 \times 2^5) + (0 \times 2^4) + (1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0)$$

$$= (45)_{10}$$

Fractional numbers:

$$(0.1001)_2 = (1 \times 2^{-1}) + (0 \times 2^{-2}) + (0 \times 2^{-3}) + (1 \times 2^{-4}) = (0.5625)_{10}$$
$$(1001.1001)_2 = (1 \times 2^3) + (0 \times 2^2) + (0 \times 2^1) + (1 \times 2^0)$$
$$+ (1 \times 2^{-1}) + (0 \times 2^{-2}) + (0 \times 2^{-3}) + (1 \times 2^{-4}) = (9.5625)_{10}$$

In general,

$$(\cdots b_2 b_1 b_0 \cdot b_{-1} b_{-2} \cdots)_2 = \sum_i b_i \times 2^i$$

binary / decimal / hexadecimal systems

Binary ⇔ **Decimal Conversion**

Binary to decimal:

multiply each binary digit by the appropriate power of 2, then add.

Decimal to binary:

$$(0.375)_{10} = (0.011)_{2}$$

$$\begin{vmatrix} 0 & .375 \\ x & 2 \\ 0 & .750 \\ x & 2 \\ \hline 1 & .500 \\ x & 2 \\ \hline 1 & .000 \end{vmatrix}$$

Powers of Two decimal binary decimal binary 2 ^d - 1 2^{d} 11 ... 1 100 ... 0 d one's d zero's 0 2 1 3 7 4 8 15 16 2⁵ - 1 2⁶ - 1 2⁷ - 1 2⁸ - 1 2¹⁰ - 1 2¹¹ - 1 2¹² - 1 32 31 64 63 128 127 255 256 kilo 511 512 1k 2k 1023 1024 2047 2048 4095 4096 4k mega 2 ¹⁹- 1 2 ²⁰- 1 2 ²¹- 1 2 19 2 20 2 21 524287 524288 512k 0.5M 1048575 1048576 1024k 1M 2097151 2097152 2048k 2M giga 0.5G 512M 2 ³⁰ 1 2 ³¹ 1 2 30 2 31 1024M 1G 2048M 2G

binary / decimal / hexadecimal systems

Hexadecimal System

Base 16 (or radix 16) system.

Hexadecimal digits: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F.

Shorthand version of binary:

$$(11 \ 1101 \ 1110)_2 = (3DE)_{16}$$

$$(9B)_{16} = (1001 \ 1011)_2$$

$$(C8)_{16} = ((C)_{16} \times 16^1) + ((8)_{16} \times 16^0)$$

$$= ((12)_{10} \times 16^1) + ((8)_{10} \times 16^0) = (200)_{10}$$

$$(41)_{10} = (101001)_2 = (29)_{16}$$

$$(123)_{10} = (1111011)_2 = (7B)_{16}$$

Exercise

```
(10\ 0011)_2
    (1001\ 1000)_2
(101\ 0010\ 1001)_2
           (0.01)_2
          (0.111)_2
          (11.01)_2
                                                 (7D)_{16}
                                                (13A)_{16}
                                              (CB13)_{16}
                                                 (2.8)_{16}
                                               (12.C)_{16}
                              (2000)_{10}
                                (3.5)_{10}
                         (10.40625)_{10}
                          (19.3125)_{10}
                                (0.1)_{10}
                            (0.0012)_{10}
```

integer representations

Integers

Unsigned integer:

positive integers, and zero.
 e.g., (+170)₁₀ is expressed as

 $(1010\ 1010)_2$: 8 bits

 $(0000\ 0000\ 1010\ 1010)_2$: 16 bits

 $(0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1010\ 1010)_2 \qquad : \mbox{32 bits}$

One's and two's complements:

• positive and negative integers, and zero.

One's Complement

For binary numbers having *d* digits,

• one's complement of N is $(2^d - 1) - N$:

$$(+42)_{10} = (0010\ 1010)_2$$
 : 8 bits $(-42)_{10} = (1101\ 0101)_2$: 8 bits

i.e., negative numbers are represented by bit-by-bit complementation of positive magnitude $(0 \rightarrow 1, 1 \rightarrow 0)$.

Drawback:

• there exist two representations of zeros.

integer representations

Two's Complement

For binary numbers having *d* digits,

• the two's complement of N is $2^d - N$:

$$(+42)_{10} = (0010\ 1010)_2$$

 $(-42)_{10} = (1101\ 0110)_2$

i.e., obtained by adding one to the **one's complement**.

extension of word length:

$$(0010\ 1010)_2 \qquad \qquad (1101\ 0110)_2 \qquad \qquad :\ 8\ \text{bits}$$

$$(0000\ 0000\ 0010\ 1010)_2 \qquad \qquad (1111\ 1111\ 1101\ 0110)_2 \qquad \qquad :\ 16\ \text{bits}$$

Benefit:

- simple arithmetic operation.
- only one representation of zero.

Binary Expressions for Integers

decimal	unsigned integer	one's complement	two's complement
256	_		
255	1111 1111		
254	1111 1110		
•	:		
128	1000 0000		
127	0111 1111	0111 1111	0111 1111
126	0111 1110	0111 1110	0111 1110
•	:	:	:
2	0000 0010	0000 0010	0000 0010
1	0000 0001	0000 0001	0000 0001
0	0000 0000	0000 0000	0000 0000
- 0		1111 1111	
- 1		1111 1110	1111 1111
- 2		1111 1101	1111 1110
•		:	:
-126		1000 0001	1000 0010
-127		1000 0000	1000 0001
-128			1000 0000

11

integer arithmetic

Integer Addition and Subtraction

Additions and subtractions of signed integers:

- use the two's complements.
- subtraction:

$$a - b = a + (-b)$$

i.e., take the **two's complement** of the subtracter first, then achieve addition.

Integer Addition and Subtraction (2)

Example 1: 8 bits are sufficient for relatively small numbers.

Example 2:

13

integer arithmetic

Integer Addition and Subtraction (3)

Example 3: 8 bits are not sufficient if numbers are lager.

Example 4:

Integer Addition and Subtraction (4)

Exercise —

do two's complement binary additions:

$$\pm$$
 $(2)_{10}$ and \pm $(3)_{10}$ \pm $(19)_{10}$ and \pm $(10)_{10}$ \pm $(23)_{10}$ and \pm $(83)_{10}$

how many bits are required for correct calculation?

integer arithmetic

Integer Multiplication

Suppose the multiplier is a positive number:

$$\begin{array}{c|ccccc} & 9 & & 1 & 0 & 0 & 1 \\ x & 5 & & & 0 & 1 & 0 & 1 \\ \hline 9 & x & 2^0 & & & 1 & 0 & 0 & 1 \\ + & 9 & x & 2^2 & & & 1 & 0 & 0 & 1 \\ \hline & 45 & & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 \end{array}$$

unsigned integers

two's complement integers

(note) a product of two n-bit integers is at most 2n-bit.

Suppose the multiplier is negative:

- one possible approach:
 - 1. convert the multiplier to positive,

 - 2. do multiplication, and finally3. change the sign of the product.

Booth's algorithm (which works on any positive/negative combination of two integers).

Integer Division

Division between unsigned integers:

17

Boolean algebra

Boolean Operators

Dealing with binary variables:

true on 1 active

false off 0 not active

Basic logical operators:

NOT: \overline{A} , \tilde{A} , $\sim A$, /A.

 $\mathbf{AND}: \qquad AB, \quad A \text{ and } B, \quad A.B, \quad A*B, \quad A \bullet B, \quad A \cap B, \quad A \wedge B.$

 $\mathbf{OR}: \quad A+B, \quad A \text{ or } B, \quad A \cup B, \quad A \vee B.$

NAND: \overline{AB} .

NOR: $\overline{A+B}$.

XOR: $A \oplus B = A\overline{B} + \overline{A}B$.

XNOR: $\overline{A \oplus B}$.

Truth Table

NOT			AND			OR		
Α	Ā	Α	В	AB	Α	В	A+B	
0	1	0	0	0	0	0	0	
1	0	0	1	0	0	1	1	
		1	0	0	1	0	1	
		1	1	1	1	1	1	

Boo	lean	ald	e.	bra
D_{00}	Carr	aic	10	DIG

negative		multiplication			addition		
A -A		АВ	AB	_	Α	В	А+В
0	0	0 0	0		0	0	0
1	-1	0 1	0		0	1	1
		1 0	0		1	0	1
		1 1	1		1	1	2
usual algebra							

							$\overline{A+B}$		
0	0	1	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0	1	0
1	0	0	1	0	1	1	0	1	0
1	1	0	0	1	0	1	0	0	1

summary

19

Boolean algebra

Boolean Operation

No carries:

Exercise —


$$A = (0101\,0010)_2, B = (0010\,1100)_2, C = (1001\,1000)_2 :$$
 NOT A
$$A \text{ AND } B$$

$$(A \text{ AND } B) \text{ OR } C$$

$$B \text{ OR } C$$

$$A \text{ AND (NOT } (B \text{ OR } C))$$

$$B \text{ XOR (NOT } C)$$




computer system

I/O Modules

Connection between peripherals \iff CPU and internal memories:

- adjust data format.
- interface through the system bus.



Memory System


General consideration:

- faster access, greater cost per bit.
- greater capacity, smaller cost per bit, but slower access.

Principle of locality

"during the program execution, memory reference by a processor tends to cluster."

We wish to organise memory hierarchy such that access to the lower level storage is substantially less than the upper level.



23

computer system

Memory System (2)

Main memory:

- RAM (random access memory) —read / write memory.
- ROM (read only memory): system program, function table, libraries.

Magnetic disk:

- read and write capabilities. (e.g.) hard disk drive, floppy disk.
- large capacity, and relatively fast.

Optical disk:


- often read only, but some with erasable and writable capabilities.
- CDrom: digital audio compact disk (CD) plus error correction scheme.
- very large capacity (about 800M bytes per CDrom) but slow access.

Magnetic tape:

• offline storage with huge capacity. Typically for backup purpose.

Cache: Principles

- faster access to memory.
- typically of the size between 1k and 512k words.



Once the CPU generates an address of a word,

- if the word is in the cache (hit), it is sent to the CPU.
- if not (miss), then the block containing that word is loaded to the cache, and the word is delivered to the CPU.

operating system (OS)

Operating System: Objective

Resource management:

allowing the computer system resources to be used efficiently.


User and computer hardware interface:

- program execution: loading instruction and data to main memory, initialising I/O devices and files, etc.
- hiding a particular nature of each I/O device (e.g., disk, graphics) from a user and simplifying its operation.
- system access: controlling access to the system by shared users (or programs), protecting resources from unauthorised usage.

Operating System is a Program

OS is nothing more than a computer program —

- same as other programs:
 - residing in the main memory.
 - executed by the processor.
 - frequently giving up control for the other program to be executed.
 - relying on the processor to regain control.
- but the purpose is **different**:
 - directing the processor in the use of the system resources and in the execution timing of other programs.



computer system

27

operating system (OS)


Batch Operating Systems

the OS reads in job A from an input device, then places in main memory.

the OS passes control to job A.

once completed, control is returns to the OS.

what the OS sees



the processor executes an OS instruction that causes job A to be read in to the user program area of main memory.

the processor encounters a branch instruction that makes the processor to continue execution from the beginning of job A in the user program area.

the end the user program for job A causes the processor to fetch the next instruction from the appropriate position in the OS area.

what the processor does

Some desirable hardware features for OS support:


- protection of memory area where the OS resides.
- timer to prevent a single job from monopolising the system.
- privileged instructions for the OS (e.g., I/O instructions).
- interrupts for giving up/regain control over the processor.

Multi-tasking Operating Systems

Batch OS: the processor is often idle for many instructions (e.g., I/O).

Multi-tasking OS: while waiting for one job to complete an I/O instruction, the processor can switch to the other job.

- in order to have several jobs ready to run, jobs must be kept in main memory memory management.
- the OS must decide which job to run \implies scheduling.
- called 'time sharing', if it handles multiple interactive jobs (or users).



29

OS: scheduling

Scheduling


Long-term scheduler controls the number of processes in memory.

- determines which programs are admitted to the system for processing.
- once admitted, it becomes a process and added to a queue for the short-term scheduler.
- for **time sharing** system, the OS will accept all authorised interactive jobs (or users) up to pre-defined saturation level.


Medium-term scheduler is part of swapping in **memory management**.


Short-term scheduler makes fine-grained decision of which available process to execute next.

I/O scheduler decides which process's pending I/O request shall be handled by an available I/O device.




OS: scheduling





OS: memory management



Virtual Memory

real \iff virtual:

- the **principle of locality** indicates that only a few pages may be needed for execution at a time.
- instead of loading whole process, each page of a process is brought in to main memory when it is demanded (on demand paging).
- it has advantages of saving memory space and reducing loading time,
 but memory management scheme by the OS needs to be refined.
- this, in turn, implies that a process may possibly be larger than user area of main memory (or 'real memory') that physically exists.
- on the other hand, a user may execute a process, without recognising the on demand paging is at work and only a few pages actually reside within main memory (i.e., 'virtual memory').

35


OS: memory management

Virtual Memory (2)

Page table:


- page table translates a <u>logical address</u> (*i.e.*, page number and offset) into a physical address (*i.e.*, frame number and offset).
- (because each process can occupy huge amounts of virtual memory)
 a table size could be very large
 - ⇒ store a page table in virtual memory.
- every virtual memory reference can cause two physical memory accesses (to fetch the page table entry and to get desired data).
 - ⇒ use of a special cache for page table entries

 (referred to as a translation lookaside buffer, or TLB).



37

review



Stored Program Architecture

- Data and instructions are stored in a memory.
- Contents of this memory are addressable by location, regardless to the type of data contained there.
- execution occurs sequentially from one instruction to the next.


Alternatively known as 'von Neumann architecture'.

To read from memory:

- set address to MÁR.
- activate 'read' signal.
- instruction or data arrives to MDR.

To write to memory:

- set address to MAR.
- set data to MDR.
- activate 'write' signal.



39

CPU

Control Registers

Program counter (PC):

contains the address of an instruction to be fetched. PC is updated after each instruction fetch, unless otherwise required.

Instruction register (IR):

contains the instruction most recently fetched. The **opcode** and data reference(s) are analysed in IR.

Memory address register (MAR):

contains the address of memory.

Memory data register (MDR):

contains data to be written to memory, or data most recently read.

User Registers

General purpose registers:

can be assigned to a variety of operations. Some restriction may apply for some cases (*e.g.*, fbating point registers).

Data registers:

may be used only to hold data, but cannot be employed in the calculation of a data address.

Address registers:

may be used for particular addressing modes (e.g., stack pointer).

Flags (condition codes):

hold results of ALU operations (*e.g.*, sign, zero, carry, overfbw). Flags are bits set by the processor. A user can only read.

41

CPU

Condition Code

As a result of an operation performed in the ALU,

- Sign (S):
 - is set to 1 if the highest order bit is 1,
- Zero (Z):

is set to 1 if the output of the ALU contains all 0's,


• Carry (C):

is set to 1 if the end carry is 1,

• Overflow (O):

is set to 1 if an overflow occurs (an overflow is identified if the XOR of highest two carries is 1 - i.e., one of them is 0 and the other is 1),

and cleared to 0, otherwise.



CPU: instruction set

Instruction Fetch / Execution Cycle

Fetch cycle:


- an instruction address is set at the program counter (PC).
- an instruction is loaded to the instruction register (IR).

Execution cycle:


• the instruction is interpreted and processed at, e.g., the ALU.

Interrupt cycle: when an interrupt signal is active,

- program execution is suspended, and the current CPU status is saved.
- the PC is set to a starting address of an interrupt handler routine.



Instruction Fetch / Execution Cycle (2)



45

CPU: instruction set

Interrupting the Normal Process

Program error:

- arithmetic overfbw, division by zero, illegal machine instruction, etc.
- reference to outside the user's allowed memory space, etc.

CPU timer:

• allows the operating system to do certain tasks in a regular basis.


I/O modules:

 signal (1) normal completion of an operation, or (2) a variety of error conditions.

Hardware failure:

• memory parity error, power failure, etc.

Instruction Format




(hypothetical)


- operation code (or **opcode**) specifies operation to be performed.
- <u>data</u> (source or destination) <u>reference</u> specifies the location of data (i.e., 'operand') to fetch or to store. The location can be either CPU registers, main memory (or virtual memory), or I/O modules.
- <u>next instruction reference</u> shows where to fetch the next instruction (implicit when the next instruction immediately follows the current one).

CPU: instruction set





0001: load AC from memory 0010: store AC to memory 0011: add to AC from memory opcodes



Symbolic Representation of Instructions

opcode for LOAD

0 0 0 1 1

LOAD X

operand ref. for X

1 0 1 1 1 0 0 0 0 0 0

symbolic representation

binary machine instruction

Program code by 'high-level language':


The first two lines ('x = 5' and 'y = 12') result in

'a value 5 is stored at some memory address, say, DC0' and 'a value 12 is stored at DC1'.

'y = x + y' indicates that we

'add contents of memory addresses DC0 and DC1, then store the result at DC1'.

Using the hypothetical machine with one general purpose register AC (accumulator),



This operation may be written using symbolic representations:

(note)
AC is implicit by this symbolic representation.

LOAD
$$X$$
ADD Y
STORE Y

Opcode operand

Meaning

49

CPU: instruction set

Symbolic Representation of Instructions (2)

- symbolic representation symplifies binary machine instruction.
- there exists one-to-one match between symbolic form and binary instruction.

#operand	symbolic represer		interpretation
1	opcode	A	(AC - AC opcode A)
2	opcode		(A - A opcode B)
3	opcode	A,B,C	(A ← B opcode C)

basic rule

(Example)

different types of instruction sets executing the arithmetic calculation:

$$X = (A - B) / (C + D \times E)$$

ADD STORE LOAD SUB	A B	(AC - D) (AC - AC x E) (AC - AC + C) (X - AC) (AC - AC - B)
DIV STORE	X	(AC - AC / X) (X - AC)
		, ,

one-operand instructions

two-operand instructions

three-operand instructions

Operation Types

Data transfer:

- moving data between registers/memories.
- if one or more data are in memory, then the CPU does:
 - 1. calculate the memory address, based on the addressing mode.
 - 2. translate from virtual to real memory address, if necessary.
 - 3. if the addressed item is in cache, then get it from there.
 - 4. if not, transfer from memory and update cache.

Conversion:

• converting data from one form to the other (e.g., decimal to binary).

Arithmetic operations:


signed integer and fbating point operations, e.g.,
 add, sub, mul, div, abs, neg, inc, dec.

CPU: instruction set

Operation Types (2)

Logical operations:

- bit manipulation, (e.g., Boolean operations: AND, OR, NOT, XOR).
- shift and rotate operations:



I/O operations:

• issuing commands to programmed I/O devices.

System control:

can be executed only when a processor is in a certain privileged state
 usually reserved for the use by the OS.

Operation Types (3)

Transfer of control — **branch instructions**:

 branch is made based on a condition code set by a processor as the result of certain operations. For example, addition 'ADD P' may affect condition codes such as sign, zero, carry, overflow.
 Based on one of these codes, a branch operation can be done:

BRP X (branch to location X if positive.)

BRN X (branch to location X if negative.)


BRZ X (branch to location X if zero.)

BRO X (branch to location X if overflow occurred.)

If the condition is not satisfied, then the next instruction in the memory is executed.

• alternative is a three-operand instruction that does a comparison and specifies a branch in the same instruction. For example,

compares contents in locations \boldsymbol{X} and \boldsymbol{Y} , then, if they are equivalent, make a branch to location \boldsymbol{Z} .




53

CPU: instruction set


Operation Types (4)

Transfer of control — procedure calls:

- a 'procedure' is a self-contained computer program that is incorporated into a larger program.
- · economical:
 - allows the same piece code to be used many times.
- modular:
 - allows large programming tasks to be subdivided into smaller unites.



Addressing Mode



CPU: addressing modes

Addressing Mode (2)

- A instruction reference field that points to a memory address
- R instruction reference field that points to a register
- EA effective address (actual address) of the referenced operand
- (X) contents of location X

Immediate addressing:

- the operand is present in the instruction, *i.e.*, the instruction has a operand field, rather than an address field.
- no memory reference other than instruction fetch (thus simple), but usually the field size is smaller than the word length.

Memory direct addressing: EA = A

- the address field contains the EA of an operand.
- simple (but one memory reference), addressable space is limited.

Addressing Mode (3)

Memory indirect addressing: EA = (A)

- the address field of the instruction refers to a memory address that, in turn, contains a full length of an operand.
- large memory space is available, but need two memory references.

Register direct addressing: EA = R

- the instruction field refers to a register instead of a memory address.
- no memory reference (i.e., fast), but very limited addressable space.

Register indirect addressing: EA = (R)

- the address field refers to a register that contains the EA.
- large memory space with one memory reference, but small # registers.

CPU: addressing modes

Addressing Mode (4)

Displacement addressing: EA = A + (R)

- relative addressing: the current instruction address (in the PC) is added to the address field to produce the EA.
- base register addressing: the referenced register contains a memory address, and the address field contains a displacement.
- indexed addressing: the address field contains a memory address, and the referenced register contains a displacement from that address (different interpretation from the base register addressing). (e.g.) wish to manipulate contents of memory locations $A, A+1, A+2, \ldots \implies$ set A to the address field, and increment the referenced register contents by 1 for each time.
- flexible, but complex.

Addressing Mode: Example instruction instruction instruction 180 R1 005 R1 registers memory registers memory registers memory 1315 1315 1315 R1 R1 R1 0180 6F80 0180 6F80 0180 6F80 0123 0123 0123 1315 1315 1315 131A 01BD 01BD 131A 01BD 131A 6F80 000C 6F80 000C 6F80 000C EΑ operand EΑ operand EΑ operand 0180 1315 01BD immediate r. direct indexed 131A m. direct 0180 6F80 r. indirect 1315 0123 6F80 000C m. indirect

