

# **CS223**


## **Miniproject\_Report**

### **Project-2 : Processor design in Logisim**

**Name : Laxman kumar prabhkar**  
**Roll No. : 1401CS22**  
**Course : CS223(Hardware\_LAB)**  
**Date : 23/04/2016**

## >>1.Project 2

Simulate the following architecture in Logic sim ( implement add, sub , LW , SW, BEQ,ADDI, Jump instructions).A microarchitecture that executes instructions in a single cycle is shown in figure. The structure shows the datapath , connecting the state elements with combinational logic that can execute the various instructions. Control signals determine which specific instruction is carried out by the datapath at any given time. The controller contains combinational logic that generates the appropriate control signals based on the current instruction.



I am following given table for construct CONTROL\_UNIT , ALUOp and ALU control.

Step 1.

## All control inputs



Instruction	Opcode	Rdst	RW	Asrc	MW	MR	M2R	Brn	Jmp
Rtype	000000	1	1	0	0	0	0	0	0
Sw	101011	X	0	1	1	0	X	0	0
Lw	100011	0	1	1	0	1	1	0	0
Beq	000100	X	0	0	0	0	X	1	0
J	000010	X	0	X	0	0	X	X	1

## Step 2.

## Encoding opc


Ins	Opcode	OPC	Rdst	RW	Asrc	MW	MR	M2R	Brn	Jmp
R	000000	10	1	1	0	0	0	0	0	0
Sw	101011	00	X	0	1	1	0	X	0	0
Lw	100011	00	0	1	1	0	1	1	0	0
Beq	000100	01	X	0	0	0	0	X	1	0
J	000010	XX	X	0	X	0	0	X	X	1

## Step 3.




>> Some Screenshort of my Logisim pages..


## Control.




## ALU Control




# My Final Processor



## ALU.



Register File.



Thankyou!!!