
Brought to you by **DOULOS** (http://www.doulos.com)

▼ Languages & Libraries



205

```
testbench.sv

// Code your testbench here
// or browse Examples
module tb_fourbit_RCA;
logic [3:0]a,b;
logic Cin;
```

```
wire [3:0]s;
7
     wire Cout;
8
     fourbit_RCA uut (.s(s),
                       .Cout(Cout),
9
10
                       .a(a),
11
                       .b(b),
12
                       .Cin(Cin));
13
     //fourbit_RCA uut (.s(s), .Cout(Cout), .a(a), .b(b), .Cin(Cin));
14
     reg clk =0;
15
     always #10 clk=~clk;
16
     initial begin
17
       a=4'b0000;
18
       b=4'b0000;
19
       cin=0;
20
21
       #10 a=4'b0001; b=4'b0001; Cin=0;
       #10 a=4'b0011; b=4'b1001; Cin=1;
22
       #10 a=4'b1001; b=4'b0101; Cin=0;
23
       #10 a=4'b0011; b=4'b0011; Cin=0;
24
       #10 a=4'b0011; b=4'b0101; Cin=1;
25
26
       #10 $finish;
27
     end
28
29
     initial begin
30
31
32
       #5 $display("a=%b,b=%b,Cin=%b,s=%b,Cout=%b,time=%0t", a, b, Cin,s,Cout,$time);
33
     end
     initial begin
34
35
       $dumpfile("dump.vcd");
       $dumpvars:
36
37
     end
  endmodule
38
```

```
\oplus
design.sv
  1 // Code your design here
                                                                                                SV/Verilog Design
   module fourbit_RCA(s,Cout,a,b,Cin);
  3
      output reg [3:0]s;
  4
      output reg Cout;
      input [3:0]a;
  5
      input [3:0]b;
  6
      input Cin;
  7
  8
      wire c1,c2,c3;
      FA X0(s[0], c1, a[0],b[0],cin);
 9
      FA X1(s[1], c2, a[1],b[1],c1);
FA X2(s[2], c3, a[2],b[2],c2);
 10
 11
 12
      FA X3(s[3], Cout, a[3],b[3],c3);
 13
    endmodule
 14
    module FA(s,c,x,y,z);
 15
      input x,y,z;
 16
      output s,c;
 17
 18
      wire s1,c1,c2;
      HA m1(s1,c1,x,y);
 19
 20
      HA m2(s,c2, s1,z);
      or o(c, c1,c2);
 21
    endmodule
 22
 23
    module HA(s, c, x, y);
 24
      input x,y;
 25
      output s,c;
 26
      xor x1(s,x,y);
      and m(c,x,y);
 27
    endmodule
 28
```

```
29
```

```
[2023-09-20 17:00:44 UTC] vlib work && vlog '-timescale' 'lns/lns' design.sv testbench.sv && vsim'
VSIMSA: Configuration file changed: `/home/runner/library.cfg'
ALIB: Library "work" attached.
work = /home/runner/work/work.lib
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: tb_fourbit_RCA."
MESSAGE "$root top modules: tb_fourbit_RCA."
SUCCESS "Compile success 0 Errors 0 Warnings Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debu
done
# Aldec, Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2022 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.1 [s]
# SLP: 20 (83.33%) primitives and 4 (16.67%) other processes in SLP
# SLP: 78 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is red
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4671 kB (elbread=427 elab2=4109 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: a=0000,b=0000,Cin=0,s=0000,Cout=0,time=5
# RUNTIME: Info: RUNTIME_0068 testbench.sv (26): $finish called.
# KERNEL: Time: 60 ns, Iteration: 0, Instance: /tb_fourbit_RCA, Process: @INITIAL#17_1@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
```

```
# VSIM: Simulation has finished.
Finding VCD file...
./dump.vcd
[2023-09-20 17:00:47 UTC] Opening EPWave...
Done
```