

Brought to you by  **DOULOS** (<http://www.doulos.com>)

▼ Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None

Other Libraries ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None
OVL 2.8.1
SVUnit 2.11

- ☐ Enable TL-Verilog ⓘ (<http://www.redwoodeda.com>)
- ☐ Enable Easier UVM ⓘ (<http://www.doulos.com/easier>)
- ☐ Enable VUnit ⓘ (<https://vunit.github.io/index.html>)

▼ Tools & Simulators ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#tools-simulators>)

Aldec Riviera Pro 2022.04

Compile Options ⓘ (http://eda-playground.readthedocs.org/en/latest/compile_run_options.html)

-timescale 1ns/1ns

Run Options ⓘ (http://eda-playground.readthedocs.org/en/latest/compile_run_options.html)

+access+r

Run Time:

10 ms

- ☐ Use **run.do** Tcl file
- ☐ Use **run.bash** shell script
- ☒ Open **EPWave** after run
- ☐ Show output file after run
- ☐ Download files after run

► Examples

▼ Community

 Collaborate

 Forum (<https://groups.google.com/forum/#!forum/eda-playground>)

Follow @edaplayground

205

testbench.sv



```
1
2 module tb_fourbit_cla();
3     reg [3:0] a, b;
4     reg c0;
5     wire [3:0] s;
```

```

6   wire c4;
7
8   // Instantiate the fourbit_cla module
9   fourbit_cla uut (
10      .s(s),
11      .c4(c4),
12      .a(a),
13      .b(b),
14      .c0(c0)
15  );
16
17
18  initial begin
19      // Test Case 1
20      a = 4'b0001;
21      b = 4'b0101;
22      c0 = 1'b0;
23      #10;
24
25      // Test Case 2
26      a = 4'b1010;
27      b = 4'b1100;
28      c0 = 1'b1;
29      #10;
30
31
32      $finish;
33  end
34
35
36
37  initial begin
38      $dumpfile("dump.vcd");
39      $dumpvars;
40  end
41
42 endmodule
43

```

design.sv



```

1 // Code your design here
2 module fourbit_cla(s,c4,a,b,c0);
3     output c4;
4     output [3:0]s;
5     input c0;
6     input [3:0]a,b;
7     wire [3:0]p,g;
8     wire c1,c2,c3;
9     //generate carry propagator pi=ai^bi
10    genvar i;
11    generate
12        for (i = 0; i < 4; i = i + 1) begin
13            assign p[i] = a[i] ^ b[i];
14            assign g[i] = a[i] & b[i];
15        end
16    endgenerate
17    /*assign p[0]=a[0]^b[0];
18    assign p[1]=a[1]^b[1];
19    assign p[2]=a[0]^b[2];
20    assign p[3]=a[0]^b[3];
21    //generate carry generator gi=ai&bi
22    assign g[0]=a[0]&b[0];
23    assign g[1]=a[1]&b[1];
24    assign g[2]=a[2]&b[2];
25    assign g[3]=a[3]&b[3];*/
26

```

SV/Verilog Design

```

27 //generate carry ci+1=g1+pi ci
28 assign c1=g[0]|p[0]&c0;
29 assign c2=g[1]|p[1]&c1;
30 assign c3=g[2]|p[2]&c2;
31 assign c4=g[3]|p[3]&c3;
32
33 //generate sum si=pi|ci
34 assign s[0]=p[0]|c0;
35 assign s[0]=p[0]|c0;
36 assign s[0]=p[0]|c0;
37 assign s[0]=p[0]|c0;
38 endmodule
39

```

[Log](#)
[Share](#)

[2023-09-26 19:24:52 UTC] vlib work && vlog '-timescale' '1ns/1ns' design.sv testbench.sv && vsim
 VSIMSA: Configuration file changed: `/home/runner/library.cfg'
 ALIB: Library "work" attached.
 work = /home/runner/work/work.lib
 MESSAGE "Pass 1. Scanning modules hierarchy."
 MESSAGE "Pass 2. Processing instantiations."
 MESSAGE "Pass 3. Processing behavioral statements."
 MESSAGE "Running Optimizer."
 MESSAGE "ELB/DAG code generating."
 MESSAGE "Unit top modules: tb_fourbit_c1a."
 MESSAGE "\$root top modules: tb_fourbit_c1a."
 SUCCESS "Compile success 0 Errors 0 warnings Analysis time: 0[s]."
 ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug done
 # Aldec, Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.
 # HDL, SystemC, and Assertions simulator, debugger, and design environment.
 # (c) 1999-2022 Aldec, Inc. All rights reserved.
 # ELBREAD: Elaboration process.
 # ELBREAD: Elaboration time 0.0 [s].
 # KERNEL: Main thread initiated.
 # KERNEL: Kernel process initialization phase.
 # ELAB2: Elaboration final pass...
 # KERNEL: PLI/VHPI kernel's engine initialization done.
 # PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystemc.so'
 # ELAB2: Create instances ...
 # KERNEL: Time resolution set to 1ns.
 # ELAB2: Create instances complete.
 # SLP: Started
 # SLP: Elaboration phase ...
 # SLP: Elaboration phase ... done : 0.0 [s]
 # SLP: Generation phase ...
 # SLP: Generation phase ... done : 0.1 [s]
 # SLP: Finished : 0.1 [s]
 # SLP: 0 primitives and 18 (100.00%) other processes in SLP
 # SLP: 15 (100.00%) signals in SLP and 0 interface signals
 # ELAB2: Elaboration final pass complete - time: 0.2 [s].
 # KERNEL: SLP loading done - time: 0.0 [s].
 # KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.
 # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.

```
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 576 kB (elbread=427 elab2=14 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# RUNTIME: Info: RUNTIME_0068 testbench.sv (32): $finish called.
# KERNEL: Time: 20 ns, Iteration: 0, Instance: /tb_fourbit_cla, Process: @INITIAL#18_0@.
# KERNEL: stopped at time: 20 ns
# VSIM: simulation has finished. There are no more test vectors to simulate.
# VSIM: simulation has finished.
Finding VCD file...
./dump.vcd
[2023-09-26 19:24:56 UTC] Opening EPWave...
Done
```