

Read only memory | Random access memory

↳ combinational ckt

↳ sequential ckt

↳ No feedback



↳ feedback

↳ Designed using basic gates

↳ using flipflops

8x2 ROM $\left\{ \begin{array}{l} \text{No. of bits stored in each location} \end{array} \right.$

↳ No. of memory location




If we had to store 00 in location 5, 100 is selected

Sequential circuits;

n and

00	1
01	1
10	1
11	0

Clocked SR flipflop:-



clk=1	S	R	Q _n	Q _{n+1}
	0	0	0	0
	0	0	1	1
	0	1	0	0
	0	1	1	0
	1	0	0	1
	1	0	1	1
	1	1	0	x
	1	1	1	x

If clk = 0,


FF remains in previous state

} Reset
} set
} ambiguous state.

JK flip flop

$clk=1$	J	K	Q_n	Q_{n+1}	
	0	0	0	0	} Q_n
	0	0	1	1	
	0	1	0	0	} Reset
	0	1	1	0	
	1	0	0	1	} Set
	1	0	1	1	
	1	1	0	1	} \bar{Q}_n
	1	1	1	0	

if $clk=0$
F.F remain
in previous
state



There is
a problem
of race
around
condition



Consider initial, $J=1, K=1, Q_n=0$
 after t_p sec, $J=1, K=1, Q_n=1$
 after t_p sec, $J=1, K=1, Q_n=0$
 Repeat because $T_p < T_{on}$
 it will give 0, 1, 0, 1, 0, 1 ...
 unit total $T_p > T_{on}$

This is called race around condition
 to avoid this, we need to make
 either ① $t_p > T_{on}$ (practically
 impossible because $t_p = p_s$, then
 clock frequency should be in GHz
 ② Master-slave F.F (edge trigger F.F)

Master-slave JK flip flop

