

Brought to you by  **DOULOS** (<http://www.doulos.com>)

▼ Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None

Other Libraries ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None
OVL 2.8.1
SVUnit 2.11

- ☐ Enable TL-Verilog ⓘ (<http://www.redwoodeda.com>)
- ☐ Enable Easier UVM ⓘ (<http://www.doulos.com/easier>)
- ☐ Enable VUnit ⓘ (<https://vunit.github.io/index.html>)

▼ Tools & Simulators ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#tools-simulators>)

Aldec Riviera Pro 2022.04

Compile Options ⓘ (http://eda-playground.readthedocs.org/en/latest/compile_run_options.html)

-timescale 1ns/1ns

Run Options ⓘ (http://eda-playground.readthedocs.org/en/latest/compile_run_options.html)

+access+r

Run Time:

10 ms

- ☐ Use **run.do** Tcl file
- ☐ Use **run.bash** shell script
- ☒ Open **EPWave** after run
- ☐ Show output file after run
- ☐ Download files after run

▼ Examples

using EDA Playground (/playgrounds?

searchString=EDAPEX&language=&simulator=&methodologies=&_libraries=on&_svx=on&_easierUVM=on&curated=true&_c

VHDL (/playgrounds?

searchString=&language=VHDL&simulator=&methodologies=&_libraries=on&_svx=on&_easierUVM=on&curated=true&_cure

Verilog/SystemVerilog (/playgrounds?

searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=&_libraries=on&_svx=on&_easierUVM=on&

UVM (/playgrounds?

searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=UVM&_libraries=on&_svx=on&_easierUVM

EasierUVM (/playgrounds?

searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=&_libraries=on&_svx=on&easierUVM=true&

SVAUnit (/playgrounds?

searchString=&language=&simulator=&methodologies=&libraries=SVAUnit&_libraries=on&_svx=on&_easierUVM=on&curate

SVUnit (/playgrounds?

searchString=&language=&simulator=&methodologies=&libraries=SVUnit&_libraries=on&_svx=on&_easierUVM=on&curated

VUnit (/playgrounds?

searchString=&language=&simulator=&methodologies=&libraries=VUnit&_libraries=on&_svx=on&_easierUVM=on&curated=1

TL-Verilog (/playgrounds?

searchString=&language=&simulator=&methodologies=&_libraries=on&svx=true&_svx=on&_easierUVM=on&curated=true&_e + Verilog (/playgrounds?

searchString=&language=Specman+e+%2B+SV%2FVerilog&simulator=&methodologies=&_libraries=on&_svx=on&_easierU Python + Verilog (/playgrounds?

searchString=&language=Python+2.7+%2B+Verilog%2FSV&simulator=&methodologies=&_libraries=on&_svx=on&_easierU Python Only (/playgrounds?

searchString=&language=Python+2.7+only&simulator=&methodologies=&_libraries=on&_svx=on&_easierUVM=on&curated= C++/SystemC (/playgrounds?

searchString=&language=C%2B%2B+only&simulator=&methodologies=&_libraries=on&_svx=on&_easierUVM=on&curated=

▼ Community

 Collaborate

 Forum (<https://groups.google.com/forum/#!forum/eda-playground>)

Follow @edaplayground

205

testbench.sv



SV/Verilog Testbench

```
25 // Test stimulus
26 initial begin
27     // Test case 1
28     a = 4'b0010;
29     b = 4'b0101;
30     m = 0;
31     cin = 0;
32     #10 $display("Test Case 1:");
33     #10 $display("a=%b, b=%b, m=%b, cin=%b", a, b, m, cin);
34     #10 $display("s=%b, cf=%b", s, cf);
35
36     // Test case 2
37     a = 4'b1111;
```

```
38     b = 4'b0001;
39     m = 1;
40     cin = 1;
41     #10 $display("\nTest Case 2:");
42     #10 $display("a=%b, b=%b, m=%b, cin=%b", a, b, m, cin);
43     #10 $display("s=%b, cf=%b", s, cf);
44
45     // Add more test cases if needed...
46
47     // End simulation
48     #10 $finish;
49 end
50 initial begin
51     $dumpfile("dump.vcd");
52     $dumpvars;
53 end
54
55 endmodule
56
```

design.sv



```
8     wire [3:0]g,p,q,r;
9     wire cout,t,f;
10    xor x1(p[3],m,b[3]);
11    xor x2(p[2],m,b[2]);
12    xor x3(p[1],m,b[1]);
13    xor x4(p[0],m,b[0]);
14    not n1(t,cout);
15    and l1(f,t,m);
16    xor x5(r[3],f,q[3]);
17    xor x6(r[2],f,q[2]);
18    xor x7(r[1],f,q[1]);
19    xor x8(r[0],f,q[0]);
20    assign g[0]=0;
21    assign g[1]=0;
22    assign g[2]=0;
23    assign g[3]=0;
24    fourbit_RCA m1(q,cout,a,p,m);
25    fourbit_RCA m2(s,cf,r,g,f);
26    //fourbit_RCA m1(cout,q,a,p,m);
27    //fourbit_RCA m2(cf,s,f,r,g);
28 endmodule
29
30 module fourbit_RCA(s,Cout,a,b,Cin);
31     output reg [3:0]s;
32     output reg Cout;
33     input [3:0]a;
34     input [3:0]b;
35     input Cin;
36     wire c1,c2,c3;
37     FA x0(s[0], c1, a[0],b[0],Cin);
38     FA x1(s[1], c2, a[1],b[1],c1);
39     FA x2(s[2], c3, a[2],b[2],c2);
40     FA x3(s[3], Cout, a[3],b[3],c3);
41
42 endmodule
43 module FA(s,c,x,y,z);
44     input x,y,z;
45     output s,c;
46     wire s1.c1.c2:
```

```

47  HA m1(s1,c1,x,y);
48  HA m2(s,c2, s1,z);
49  or o(c, c1,c2);
50 endmodule
51 module HA( s, c, x, y);
52   input x,y;

53   output s,c;
54   xor x1(s,x,y);
55   and m(c,x, y);
56 endmodule

```

Log

Share

[2023-09-20 20:28:47 UTC] vlib work && vlog '-timescale' '1ns/1ns' design.sv testbench.sv && vsim
 VSIMSA: Configuration file changed: `/home/runner/library.cfg'

ALIB: Library "work" attached.

work = /home/runner/work/work.lib

MESSAGE "Pass 1. Scanning modules hierarchy."

MESSAGE "Pass 2. Processing instantiations."

MESSAGE "Pass 3. Processing behavioral statements."

MESSAGE "Running Optimizer."

MESSAGE "ELB/DAG code generating."

MESSAGE "Unit top modules: tb_fourbit_addorsub."

MESSAGE "\$root top modules: tb_fourbit_addorsub."

SUCCESS "Compile success 0 Errors 0 Warnings Analysis time: 0[s]."

ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug done

Aldec, Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.

HDL, SystemC, and Assertions simulator, debugger, and design environment.

(c) 1999-2022 Aldec, Inc. All rights reserved.

ELBREAD: Elaboration process.

ELBREAD: Elaboration time 0.0 [s].

KERNEL: Main thread initiated.

KERNEL: Kernel process initialization phase.

ELAB2: Elaboration final pass...

KERNEL: PLI/VHPI kernel's engine initialization done.

PLI: Loading library '/usr/share/Riviera-PRO/bin/libsysf.so'

ELAB2: Create instances ...

KERNEL: Time resolution set to 1ns.

ELAB2: Create instances complete.

SLP: Started

SLP: Elaboration phase ...

SLP: Elaboration phase ... done : 0.0 [s]

SLP: Generation phase ...

SLP: Generation phase ... done : 0.1 [s]

SLP: Finished : 0.1 [s]

SLP: 50 (89.29%) primitives and 6 (10.71%) other processes in SLP

SLP: 163 (100.00%) signals in SLP and 0 interface signals

ELAB2: Elaboration final pass complete - time: 0.1 [s].

KERNEL: SLP loading done - time: 0.0 [s].

KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.

KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.

KERNEL: SLP simulation initialization done - time: 0.0 [s].

KERNEL: Kernel process initialization done.

```
# Allocation: Simulator allocated 4674 kB (elbread=428 elab2=4111 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: Test Case 1:
# KERNEL: a=0010, b=0101, m=0, cin=0
# KERNEL: s=0111, cf=0
# KERNEL:
# KERNEL: Test Case 2:
# KERNEL: a=1111, b=0001, m=1, cin=1
# KERNEL: s=1110, cf=0
# RUNTIME: Info: RUNTIME_0068 testbench.sv (48): $finish called.
# KERNEL: Time: 70 ns, Iteration: 0, Instance: /tb_fourbit_addorsub, Process: @INITIAL#26_0@.
# KERNEL: stopped at time: 70 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
Finding VCD file...
./dump.vcd
[2023-09-20 20:28:50 UTC] Opening EPWave...
Done
```