
Brought to you by **DOULOS** (http://www.doulos.com)

▼ Languages & Libraries



205

```
7
     fourbit_rc uut (
8
        .q(q),
9
        .t(t),
        .clk(clk)
10
     );
11
12
13
     always begin
14
       #5 clk = \simclk;
15
16
17
18
19
     initial begin
20
21
       t = 4'b0001;
22
        #10;
23
24
       t = 4'b0101;
25
        #10;
26
27
        $finish;
28
     end
29
30
     always @(posedge clk) begin
        display("q = %b", q);
31
32
     end
     initial begin
33
        $dumpfile("dump.vcd");
34
        $dumpvars;
35
36
     end
   endmodule
37
```

```
design.sv +
```

```
SV/Verilog Design
1 // Code your design here
2 module fourbit_rc(q,t,clk);
3
     output [3:0]q;
4
     input clk;
5
     input [3:0]t;
6
     //instatiate 4 tflipflops
7
8
     tff x1(q[0],t[0],clk);
9
     tff x2(q[1],t[1],q[0]);
     tff x3(q[2],t[2],q[1]);
tff x4(q[3],t[3],q[2]);
10
11
   endmodule
12
13
14
15
  |module tff(q,t,clk);
     output q;
16
17
     input t,clk;
18
     wire x;
19
     assign x=q^t;
     dff m(x,q,clk);
20
   endmodule
21
22
  module dff(q,d,clk);
23
     output reg q;
24
     input d,clk;
25
26
     always @(posedge clk)
27
       q <= d;
   endmodule
28
29
30
31
32
```

```
33
34
35
```

```
[2023-09-26 21:12:13 UTC] vlib work && vlog '-timescale' '1ns/1ns' design.sv testbench.sv && vsim
VSIMSA: Configuration file changed: `/home/runner/library.cfg'
ALIB: Library "work" attached.
work = /home/runner/work/work.lib
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: tb_fourbit_rc."
MESSAGE "$root top modules: tb_fourbit_rc."
SUCCESS "Compile success 0 Errors 0 Warnings Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug
done
# Aldec, Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2022 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.1 [s]
# SLP: 0 primitives and 12 (100.00%) other processes in SLP
# SLP: 34 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is redu
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4107 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# RUNTIME: Info: RUNTIME_0068 testbench.sv (27): $finish called.
# KERNEL: Time: 20 ns, Iteration: 0, Instance: /tb_fourbit_rc, Process: @INITIAL#19_1@.
# KERNEL: stopped at time: 20 ns
```

```
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
Finding VCD file...
./dump.vcd
[2023-09-26 21:12:17 UTC] Opening EPWave...
Done
```