

Brought to you by  **DOULOS** (<http://www.doulos.com>)

## ▼ Languages & Libraries

### Testbench + Design

SystemVerilog/Verilog

**UVM / OVM** ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None

**Other Libraries** ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None  
OVL 2.8.1  
SVUnit 2.11

- ☐ Enable TL-Verilog ⓘ (<http://www.redwoodeda.com>)
- ☐ Enable Easier UVM ⓘ (<http://www.doulos.com/easier>)
- ☐ Enable VUnit ⓘ (<https://vunit.github.io/index.html>)

## ▼ Tools & Simulators ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#tools-simulators>)

Aldec Riviera Pro 2022.04

**Compile Options** ⓘ ([http://eda-playground.readthedocs.org/en/latest/compile\\_run\\_options.html](http://eda-playground.readthedocs.org/en/latest/compile_run_options.html))

-timescale 1ns/1ns

**Run Options** ⓘ ([http://eda-playground.readthedocs.org/en/latest/compile\\_run\\_options.html](http://eda-playground.readthedocs.org/en/latest/compile_run_options.html))

+access+r

**Run Time:**

10 ms

- ☐ Use **run.do** Tcl file
- ☐ Use **run.bash** shell script
- ☒ Open **EPWave** after run
- ☐ Show output file after run
- ☐ Download files after run

## ► Examples

## ▼ Community

 Collaborate

 Forum (<https://groups.google.com/forum/#!forum/eda-playground>)

Follow @edaplayground

205

testbench.sv



```
1
2 module tb_fourbit_rc;
3     reg [3:0] t;
4     reg clk;
5     wire [3:0] q;
```

```
6
7  fourbit_rc uut (
8      .q(q),
9      .t(t),
10     .clk(clk)
11 );
12
13
14 always begin
15     #5 clk = ~clk;
16 end
17
18
19 initial begin
20
21     t = 4'b0001;
22     #10;
23
24     t = 4'b0101;
25     #10;
26
27     $finish;
28 end
29
30 always @(posedge clk) begin
31     $display("q = %b", q);
32 end
33 initial begin
34     $dumpfile("dump.vcd");
35     $dumpvars;
36 end
37 endmodule
```

design.sv



```
1 // Code your design here
2 module fourbit_rc(q,t,clk);
3     output [3:0]q;
4     input clk;
5     input [3:0]t;
6
7     //instantiate 4 tflipflops
8     tff x1(q[0],t[0],clk);
9     tff x2(q[1],t[1],q[0]);
10    tff x3(q[2],t[2],q[1]);
11    tff x4(q[3],t[3],q[2]);
12 endmodule
13
14
15 module tff(q,t,clk);
16     output q;
17     input t,clk;
18     wire x;
19     assign x=q^t;
20     dff m(x,q,clk);
21 endmodule
22
23 module dff(q,d,clk);
24     output reg q;
25     input d,clk;
26     always @(posedge clk)
27         q<=d;
28 endmodule
29
30
31
32
```

SV/Verilog Design

33  
34  
35

Log

Share

```
[2023-09-26 21:12:13 UTC] vlib work && vlog '-timescale' '1ns/1ns' design.sv testbench.sv && vsim
VSIMSA: Configuration file changed: `/home/runner/library.cfg'
ALIB: Library "work" attached.
work = /home/runner/work/work.lib
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: tb_fourbit_rc."
MESSAGE "$root top modules: tb_fourbit_rc."
SUCCESS "Compile success 0 Errors 0 Warnings Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug
done
# Aldec, Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2022 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsysf.so'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.1 [s]
# SLP: 0 primitives and 12 (100.00%) other processes in SLP
# SLP: 34 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is redu
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4107 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# RUNTIME: Info: RUNTIME_0068 testbench.sv (27): $finish called.
# KERNEL: Time: 20 ns, Iteration: 0, Instance: /tb_fourbit_rc, Process: @INITIAL#19_1@.
# KERNEL: stopped at time: 20 ns
```

```
# VSIM: Simulation has finished. There are no more test vectors to simulate.  
# VSIM: Simulation has finished.  
Finding VCD file...  
./dump.vcd  
[2023-09-26 21:12:17 UTC] Opening EPWave...  
Done
```