
Brought to you by ADOULOS (http://www.doulos.com)

▼ Languages & Libraries



205



```
parameter PERIOD = 10;
     parameter HALF_PERIOD = PERIOD / 2;
7
8
9
10
     reg i1, i2;
     wire o;
11
12
13
     cmos_nand uut (
14
15
       .0(0),
       .i1(i1),
16
17
       .i2(i2)
     );
18
19
20
21
     initial begin
22
       i1 = 0; i2 = 0; #HALF_PERIOD;
23
       i1 = 0; i2 = 1; #HALF_PERIOD;
24
       i1 = 1; i2 = 0; #HALF_PERIOD;
25
26
       i1 = 1; i2 = 1; #HALF_PERIOD;
27
28
29
       $finish;
30
     end
31
32
33
     always @(posedge o) begin
       $display("Time=%0t, i1=%b, i2=%b, o=%b", $time, i1, i2, o);
34
35
36
     initial begin
       $dumpfile("dump.vcd");
37
38
       $dumpvars;
39
     end
40
41
   endmodule
42
43
```

```
design.sv
        \oplus
                                                                                            SV/Verilog Design
  1 // Code your design here
    module cmos_nand(o,i1,i2);
      output o;
 3
      input i1, i2;
  4
 5
      wire w;
 6
      supply0 g;
 7
      supply1 v;
      pmos p1(v,o,i1);
 8
      pmos p2(v,o,i2);
 9
 10
      nmos n1(w,o,i1);
      nmos n2(g,w,i2);
 11
 12 endmodule
```

Share

Log

```
[2023-09-26 02:46:34 UTC] vlib work && vlog '-timescale' 'lns/1ns' design.sv testbench.sv && vsim ^
VSIMSA: Configuration file changed: `/home/runner/library.cfg'
ALIB: Library "work" attached.
work = /home/runner/work/work.lib
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: tb_cmos_nand."
MESSAGE "$root top modules: tb_cmos_nand."
SUCCESS "Compile success O Errors O Warnings Analysis time: O[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debu
done
# Aldec, Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2022 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.2 [s]
# SLP: 4 (57.14\%) primitives and 3 (42.86\%) other processes in SLP
# SLP: 9 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is red
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4669 kB (elbread=427 elab2=4107 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# RUNTIME: Info: RUNTIME_0068 testbench.sv (29): $finish called.
# KERNEL: Time: 20 ns, Iteration: 0, Instance: /tb_cmos_nand, Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
Finding VCD file...
./dump.vcd
```

[2023-09-26 02:46:38 UTC] Opening EPWave...
Done