

Verilog modelling:


P-Spice: obtain electrical calculations accurately.
(source, drain, gate)

verilog


two primitives

nmos n(output, data, control)

pmos p(output, data, control)



CMOS Inverter:



```
module cmos-inv  
    (o/p, i/p);
```

```
    output o/p;
```

```
    input i/p;
```

```
    supply0 gnd;
```

```
    supply1 vdd;
```

```
    pmos p(vdd, o/p, i/p)
```

```
    nmos n(gnd, o/p, i/p)
```


```
endmodule
```

CMOS - NAND:

vdd

```
module cmos-NAND
```


```
    (o/p, in-a, in-b);
```



output op;
 input in-a, in-b;
 wire w;
 supply0 gnd;
 supply1 vdd;
 pmos P1 (vdd, op, in-a);
 pmos P2 (vdd, op, in-b);
 nmos n1 (w, op, in-a);
 nmos n2 (gnd, w, in-b);

end module.

CMOS NOR:



i ₁	i ₂	0
0	0	1
0	1	0
1	0	0
1	1	0

```
module cmos_nor(o,i1,i2);  
    output o;  
    input i1,i2;  
    wire w;  
    supply0 g;  
    supply1 v;  
    pmos P1(v,w,i1);  
    pmos P2(w,o,i2);  
    nmos n1(g,o,i1);  
    nmos n2(g,o,i2);  
endmodule.
```