Verilog modelling:

electrical calculations accurately. p-Spice: Obtain (Sourry dram, gete)

verlog.

nmos m (output, data, control)

pmos p (output, data, control)

module cmol-inv cmos inverter: (ole ilp) ; output up;

import i/p; supplyo and; supply 1 rdd;

pmus p(Ndd, olp, i/p)

nmus n(gnd, ofp, ip)


endmodule

(MOJ - NAND:


- Ndd

module cnos-NAND

(olo. ina, in-b);



cmos NOR:



f,	12	0
0	0	1
0	1	0
1	0	0
1	١	0

onodele cmos-nor (0,1,12);
output 0;
input 1,12;
wire w;
supply 0 9;
oupply 1 v;
pmos P. (V, w, i,);
pmos P2 (W, 0, 12);
nmos n1 (9,0,12);
nmos n2 (9,0,12);
end module.