
Brought to you by ADOULOS (http://www.doulos.com)

▼ Languages & Libraries



205

```
testbench.sv

1 // Code your testbench here
// or browse Examples
module tb_mux;
4
5 reg [3:0] i;
```

```
reg [1:0] s;
7
     wire y;
8
     mux_4x1 uut (
9
10
       .y(y),
11
       .i(i),
12
       .s(s)
13
     );
14
     initial begin
15
       i = 4'b0000;
16
       s = 2'b00;
17
       sign = b, i = b, y = b', s, i, y;
18
19
       // Apply test cases
20
21
       #10 s = 2'b01;
       #10 i = 4'b1010;
22
       display(s = b, i = b, y = b', s, i, y);
23
       #10 s = 2'b10;
24
       #10 s = 2'b11;
25
       $display("s = %b, i = %b, y = %b", s, i, y);
#10 i = 4'b1100;
26
27
       #10 s = 2'b00;
28
29
30
31
       $finish;
32
     end
     initial begin
33
       $dumpfile("dump.vcd");
34
35
       $dumpvars:
36
37
   endmodule
38
39
```

```
\oplus
design.sv
                                                                                               SV/Verilog Design
    // Code your design here
  2
    module mux_4x1(y,i,s);
  3
      output y;
input [3:0]i;
  4
  5
      input [1:0]s;
  6
      wire [1:0]w;
  7
      wire [1:0]m1;
  8
      wire [1:0]m2;
  9
      mux_2x1 A(w[0],m1,s[0]);
 10
      mux_2x1 B(w[1], m2, s[0]);
 11
      mux_2x1 C(y,w,s[1]);
 12
      assign i=\{m2,m1\};
 13
    endmodule
 14
 15
 16
 17
     /*module mux_2x1_buffer(y,i,s);
 18
      output y;
 19
      input [1:0]i;
 20
      input s;
 21
 22
      wire w;
      bufif1 B1(y,w,i[0]);
 23
      bufif1 B2(y,s,i[1]);
 24
    endmodule */
 25
 26
 27
    module mux_2x1(y,i,s);
 28
 29
      output y;
      input [1:0]i;
 30
```

```
input s;
31
32
     wire w1,w2,w3;
     not g1(w1,s);
33
     and g2(w2,w1,i[0]);
34
     and g3(w3,s,i[1]);
35
36
     or g4(y,w2,w3);
37
   endmodule
38
   /*module mux_4x1(y,i,s);
39
     output y;
40
     input [3:0]i;
41
     input [1:0]s;
42
     wire w1,w2;
43
     wire [3:0]p;
44
     not G1(w1,s[0]);
45
     not G2(w2,s[1]);
46
47
     and g3(p[0],w1,w2,i[0]);
     and g4(p[1],s[0],w2,i[1]);
48
     and g5(p[2],w1,s[1],i[2]);
49
     and g6(p[3],s[0],s[1],i[3]);
50
     or g7(y,p[0],p[1],p[2],p[3]);
51
   endmodule*/
```

## 

```
[2023-09-21 20:20:10 UTC] vlib work && vlog '-timescale' 'lns/1ns' design.sv testbench.sv && vsim ^
VSIMSA: Configuration file changed: `/home/runner/library.cfg'
ALIB: Library "work" attached.
work = /home/runner/work/work.lib
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP5228 "Input port i<wire> is used as lvalue." "design.sv" 13 11
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: tb_mux."
MESSAGE "$root top modules: tb_mux."
SUCCESS "Compile success 0 Errors 1 Warnings Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debu
done
# Aldec. Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2022 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
```

```
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.1 [s]
# SLP: 12 (80.00%) primitives and 3 (20.00%) other processes in SLP
# SLP: 27 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is red
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4107 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: s = 00, i = 0000, y = x
# KERNEL: s = 01, i = 1010, y = x
# KERNEL: s = 11, i = 1010, y = x
# RUNTIME: Info: RUNTIME_0068 testbench.sv (31): $finish called.
# KERNEL: Time: 60 ns, Iteration: 0, Instance: /tb_mux, Process: @INITIAL#15_0@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
Finding VCD file...
./dump.vcd
[2023-09-21 20:20:13 UTC] Opening EPWave...
Done
```