

Brought to you by  **DOULOS** (<http://www.doulos.com>)

▼ Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None

Other Libraries ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None
OVL 2.8.1
SVUnit 2.11

- ☐ Enable TL-Verilog ⓘ (<http://www.redwoodeda.com>)
- ☐ Enable Easier UVM ⓘ (<http://www.doulos.com/easier>)
- ☐ Enable VUnit ⓘ (<https://vunit.github.io/index.html>)

▼ Tools & Simulators ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#tools-simulators>)

Aldec Riviera Pro 2022.04

Compile Options ⓘ (http://eda-playground.readthedocs.org/en/latest/compile_run_options.html)

-timescale 1ns/1ns

Run Options ⓘ (http://eda-playground.readthedocs.org/en/latest/compile_run_options.html)

+access+r

Run Time:

10 ms

- ☐ Use **run.do** Tcl file
- ☐ Use **run.bash** shell script
- ☒ Open **EPWave** after run
- ☐ Show output file after run
- ☐ Download files after run

► Examples

▼ Community

 Collaborate

 Forum (<https://groups.google.com/forum/#!forum/eda-playground>)

Follow @edaplayground

205

testbench.sv



```
1 // Code your testbench here
2 // or browse Examples
3 module tb_mux;
4
5     reg [3:0] i;
```

```

6   reg [1:0] s;
7   wire y;
8
9   mux_4x1 uut (
10      .y(y),
11      .i(i),
12      .s(s)
13  );
14
15  initial begin
16      i = 4'b0000;
17      s = 2'b00;
18      $display("s = %b, i = %b, y = %b", s, i, y);
19
20      // Apply test cases
21      #10 s = 2'b01;
22      #10 i = 4'b1010;
23      $display("s = %b, i = %b, y = %b", s, i, y);
24      #10 s = 2'b10;
25      #10 s = 2'b11;
26      $display("s = %b, i = %b, y = %b", s, i, y);
27      #10 i = 4'b1100;
28      #10 s = 2'b00;
29
30
31      $finish;
32  end
33  initial begin
34      $dumpfile("dump.vcd");
35      $dumpvars;
36  end
37
38 endmodule
39

```

design.sv



```

1  // Code your design here
2
3  module mux_4x1(y,i,s);
4      output y;
5      input [3:0]i;
6      input [1:0]s;
7      wire [1:0]w;
8      wire [1:0]m1;
9      wire [1:0]m2;
10     mux_2x1 A(w[0],m1,s[0]);
11     mux_2x1 B(w[1],m2,s[0]);
12     mux_2x1 C(y,w,s[1]);
13     assign i={m2,m1};
14 endmodule
15
16
17
18 /*module mux_2x1_buffer(y,i,s);
19     output y;
20     input [1:0]i;
21     input s;
22     wire w;
23     bufif1 B1(y,w,i[0]);
24     bufif1 B2(y,s,i[1]);
25 endmodule */
26
27
28 module mux_2x1(y,i,s);
29     output y;
30     input [1:0]i;

```

SV/Verilog Design

```

31  input s;
32  wire w1,w2,w3;
33  not g1(w1,s);
34  and g2(w2,w1,i[0]);
35  and g3(w3,s,i[1]);
36  or g4(y,w2,w3);
37  endmodule
38
39  /*module mux_4x1(y,i,s);
40  output y;
41  input [3:0]i;
42  input [1:0]s;
43  wire w1,w2;
44  wire [3:0]p;
45  not G1(w1,s[0]);
46  not G2(w2,s[1]);
47  and g3(p[0],w1,w2,i[0]);
48  and g4(p[1],s[0],w2,i[1]);
49  and g5(p[2],w1,s[1],i[2]);
50  and g6(p[3],s[0],s[1],i[3]);
51  or g7(y,p[0],p[1],p[2],p[3]);
52  endmodule*/

```

Log

Share

```

[2023-09-21 20:20:10 UTC] vlib work && vlog '-timescale' '1ns/1ns' design.sv testbench.sv && vsim
VSIMSA: Configuration file changed: `/home/runner/library.cfg'
ALIB: Library "work" attached.
work = /home/runner/work/work.lib
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP5228 "Input port i<wire> is used as lvalue." "design.sv" 13 11
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: tb_mux."
MESSAGE "$root top modules: tb_mux."
SUCCESS "Compile success 0 Errors 1 Warnings Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debu
done
# Aldec, Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2022 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...

```

```
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.1 [s]
# SLP: 12 (80.00%) primitives and 3 (20.00%) other processes in SLP
# SLP: 27 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is red
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4107 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: s = 00, i = 0000, y = x
# KERNEL: s = 01, i = 1010, y = x
# KERNEL: s = 11, i = 1010, y = x
# RUNTIME: Info: RUNTIME_0068 testbench.sv (31): $finish called.
# KERNEL: Time: 60 ns, Iteration: 0, Instance: /tb_mux, Process: @INITIAL#15_0@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
Finding VCD file...
./dump.vcd
[2023-09-21 20:20:13 UTC] Opening EPWave...
Done
```