Brought to you by ADOULOS (http://www.doulos.com)

▼ Languages & Libraries

Testbench + Design
SystemVerilog/Verilog
UVM / OVM
None
Other Libraries
None OVL 2.8.1 SVUnit 2.11
 Enable TL-Verilog
▼ Tools & Simulators ❷ (http://eda-playground.readthedocs.org/en/latest/intro.html#tools-simulators)
Aldec Riviera Pro 2022.04 ✓
Compile Options
-timescale 1ns/1ns
Run Options ② (http://eda-playground.readthedocs.org/en/latest/compile_run_options.html)
+access+r
Run Time: 10 ms
Use run.do Tcl file
Use run.bash shell script
Open EPWave after run
Show output file after run
Download files after run
▶ Examples
▼ Community
** Collaborate
▶ Forum (https://groups.google.com/forum/#!forum/eda-playground)
Follow @edaplayground
205
testbench.sv +
1

```
\oplus
design.sv
                                                                                                SV/Verilog Design
    // Code your design here
  2
    module seq_detector(y,x,clk);
  3
  4
       output y;
  5
       input x;
  6
       input clk;
       wire j0, j1, k0, k1, q0, q1;
  7
       buf 11(j0,x);
  8
       and 12(\bar{j}1,x,q0);
  9
       not 13(k1,x);
 10
       not 1(qb,q1);
 11
       or 14(k0,k1,qb);
 12
       jk_ff 15(q0,jo,k0,c1k);
 13
       jk_ff 16(q1,j1,k1,c1k);
 14
 15
     endmodule
 16
 17
    //jk_flipflop verilog code
 18
    module jk_ff(q,j,k,clk);
 19
       output reg q;
 20
 21
       input j,k,clk;
       always@(posedge clk)
 22
         case ({j,k})
 23
           2'b00: q<=q;
 24
 25
           2'b01: q=1'b0;
           2'b10: q=1'b1;
 26
           2'b11:q<=!q;
 27
         endcase
 28
     endmodule
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38

♣ Share

    Log
```

[2023-09-27 03:29:06 UTC] vlib work && vlog '-timescale' '1ns/1ns' design.sv testbench.sv && vsim

VSIMSA: Configuration file changed: `/home/runner/library.cfg'

ALIB: Library "work" attached. work = /home/runner/work/work.lib

MESSAGE "Pass 1. Scanning modules hierarchy." MESSAGE "Pass 2. Processing instantiations."

```
MESSAGE_SP VCP2876 "Implicit net declaration, symbol qb has not been declared in module seq_detecto -
MESSAGE_SP VCP2876 "Implicit net declaration, symbol jo has not been declared in module seq_detecto
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: seq_detector."
MESSAGE "$root top modules: seq_detector."
SUCCESS "Compile success 0 Errors 0 Warnings Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug
done
# Aldec, Inc. Riviera-PRO version 2022.04.117.8517 built for Linux64 on May 04, 2022.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2022 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.1 [s]
# SLP: 5 (71.43%) primitives and 2 (28.57%) other processes in SLP
# SLP: 19 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is redu
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4665 kB (elbread=427 elab2=4103 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
Finding VCD file...
```