## Microprocessor Design Trends

Joy's Law [Bill Joy of BSD4.x and Sun fame]

```
MIPS = 2^{year-1984}
```

- Millions of instructions per second [MIPS] executed by a single chip microprocessor
- More realistic rate is a doubling of MIPS every 18 months [or a quadrupling every 3 years]
- What ideas and techniques in new microprocessor designs have contributed to this continued rate of improvement?


## Some of the ideas and techniques used...

- smaller VLSI feature sizes [1 micron (μ) -> 10nm]
- increased clock rate [1MHz -> 4GHz]
- reduced <u>vs</u> complex instruction sets [RISC <u>vs</u> CISC]
- Faster memory access modes (eg burst)
- integrated on-chip MMUs, FPUs, ...
- pipelining
- superscalar [multiple instructions/clock cycle]
- multi-level on-chip instruction and data caches
- streaming SIMD [single instruction multiple data] instruction extensions [MMX, SSEx]
- multiprocessor support
- hyper threading and multi core
- direct programming of graphics co-processor
- high speed point to point interconnect [Intel QuickPath, AMD HyperTransport]
- solid state disks
- ...

## IA32 [Intel Architecture 32 bit]

- IA32 first released in 1985 with the 80386 microprocessor
- IA32 still used today by current Intel CPUs
- modern Intel CPUs have many additions to the original IA32 including MMX, SSE1, SSE2, SSE3, SSE4 and SSE5 [Streaming SIMD Extensions] <u>and</u> even an extended 64 bit instruction set when operating in 64 bit mode [named IA-32e or IA-32e or x64]
- 32 bit CPU [performs 8, 16 and 32 bit arithmetic]
- 32 bit virtual and physical address space 2<sup>32</sup> bytes [4GB]
- each instruction a multiple of bytes in length [1 to 17+]

# Registers [far fewer than a typical RISC]




NB: floating point and SSE registers, ... not shown

## IA32 AND X64

## Registers...

"e" in eax = extended = 32bits



 possible to access 8 and 16 bit parts of eax, ebx, ecx and edx using alternate register names

#### **Instruction Format**

two address [will use Microsoft assembly language syntax used by VC++, MASM]

```
add eax, ebx ; eax = eax + ebx [right to left]
```

alternative gnu syntax

```
addl %ebx, %eax ; eax = eax + ebx [left to right]
```

two operands normally

```
register/register
register/immediate
register/memory
memory/register
```

memory/memory and memory/immediate are NOT allowed

# **Supported Addressing Modes**

[a] = contents of memory address a

addressing mode	example /	
immediate	mov eax, n	eax = n
register	mov eax, ebx	eax = ebx
direct/absolute	mov eax, [a]	eax = [ <i>a</i> ]
indexed	mov eax, [ebx]	eax = [ebx]
indexed	mov eax, [ebx+n]	eax = [ebx + n]
scaled indexed	mov eax, [ebx*s+n]	eax = [ebx*s + n]
scaled indexed	mov eax, [ebx+ecx]	eax = [ebx + ecx]
scaled indexed	mov eax, [ebx+ecx*s+n]	eax = [ebx + ecx*s + n]

- address computed as the sum of a register, a scaled register and a 1, 2 or 4 byte <u>signed</u> constant *n*; can use most registers
- scaled indexed addressing used to index into arrays
- scaling constant s can be 1, 2, 4 or 8

## Assembly Language Tips

 size of operation can often be determined implicitly by MASM, but when unable to do so, size needs to be specified explicitly

```
eax, [ebp+8]
                                    ; implicitly 32 bit [as eax is 32 bits]
mov
      ah, [ebp+8]
                                    ; implicitly 8 bit [as ah is 8 bits]
mov
dec
       [ebp+8]
                                    ; decrement memory location [ebp+8] by 1
                                    ; assembler unable to determine operand size
                                    ; is it an 8, 16 or 32 bit value??
dec
      DWORD PTR [ebp+8]
                                    ; make explicitly 32 bit
dec
      WORD PTR [ebp+8]
                                    ; make explicitly 16 bit
dec
       BYTE PTR [ebp+8]
                                    ; make explicitly 8 bit
```

NB: unusual assembly language syntax

## Assembly Language Tips...

memory/immediate operations NOT allowed

```
mov [epb+8], 123 ; NOT allowed and operation size ALSO unknown mov eax, 123 ; use 2 instructions instead... ; implicitly 32 bits
```

lea [load effective address] is a useful instruction for performing simple arithmetic

```
lea eax, [ebx+ecx*4+16] ; eax = ebx+ecx*4+16
```

Basic Instruction Set		push	push onto stack	
mov	move	pop	pop from stack	
xchg add sub <b>cdq</b>	exchange add subtract convert double to quadword	sar shl shr	shift arithmetic right shift logical left shift logical right	
imul mul inc dec	signed multiply unsigned multiply increment by 1 decrement by 1	jmp j {e, ne, l, le, g, ge} j {b, be, a, ae}	<u> </u>	
neg cmp lea	negate compare load effective address	call ret	call subroutine return from subroutine	
test	AND operands and set flags .	<ul> <li>should be enoughtutorials</li> </ul>	should be enough instructions to complete tutorials	
and or xor not	and or exclusive or not		<u>4 and IA-32 Architectures</u> <u>oper's Manual 2A, 2B, 2C</u> for	

# Assembly Language Tips...

quickest way to clear a register?

```
xor eax, eax ; exclusive OR with itself

mov eax, 0 ; instruction occupies more bytes and...
; probably takes longer to execute
```

- quickest way to test if a register is zero?
- NB mov instruction doesn't update condition code flags

```
test eax, eax ; AND eax with itself, set flags and... ; jump if zero
```

## **Function Calling**

reminder of the steps normally carried out during a function/procedure call and return


- pass parameters [evaluate and push on stack]
- enter new function [push return address and jump to first instruction of function]
- allocate space for local variables [on stack by decrementing esp]
- save registers [on stack]

<function body>

- restore saved registers [from stack]
- de-allocate space for local variables [increment esp]
- return to calling function [pop return address from stack]
- remove parameters [increment esp]

#### **IA32 Function Stack Frame**

- stack frame after call to f(p0, p1, p2)
- stack grows down in memory
   [from highest address to lowest]
- parameters pushed right to left
- NB: stack always aligned on a 4 byte boundary [it's not possible to push a single byte]
- ebp used as a frame pointer parameters and locals accessed relative to ebp [eg p0 @ ebp+8]



## IA32 Calling Conventions

- several IA32 procedure/function calling conventions
- use Microsoft \_cdecl calling convention [as per previous diagram] so C/C++ and IA32 assembly language code can mixed

function result returned in eax

eax, ecx and edx considered volatile and are NOT preserved across function calls

caller removes parameters

why are parameters pushed right-to-left??

C/C++ pushes parameters right-to-left so functions like *printf(char \*formats, ...)* [which can accept an arbitrary numbers of parameters] can be handled more easily since the first parameter is always stored at [ebp+8] irrespective of how many parameters are pushed

## Accessing Parameters and Local Variables

- ebp used as a frame pointer; parameters and local variables accessed at offsets from ebp
- can avoid using a frame pointer [normally for speed] by accessing parameters and locals variables relative to the stack pointer, but more difficult because the stack pointer can change during execution [BUT easy for a compiler to track]
- parameters accessed with +ve offsets from ebp [see stack frame diagram]

```
p0 @ [ebp+8]
p1 @ [ebp+12]
```

• • •

local variables accessed with -ve offsets from ebp [see stack frame diagram]

```
local variable 0 @ [ebp-4] local variable 1 @ [ebp-8]
```

...

## Consider the IA32 Code for a Simple Function

- a call f(p0, p1, p2) matches stack frame diagram on previous slide
- 3 parameters p0, p1 and p2 and 2 local variables x and y
- need to generate code for
  - calling function f
  - function f entry
  - function f body
  - function f exit

#### IA32 Code to Call Function f

• parameters p0, p1 and p2 pushed onto stack by caller right to left

```
push 3 ; push immediate values... push return address and jump to f

push 2 ; right to left

push 1 ;

call f ; call f

add esp, 12 ; add 12 to esp to remove parameters from stack
```

## **Function Entry**

- need instructions to save ebp [old frame pointer] and ...
- initialize ebp [new frame pointer] and ...
- allocate space for local variables on stack and ...
- push non volatile registers used by function onto stack

```
f:
                ebp
                                    ; save ebp
       push
                ebp, esp
                                    ; ebp -> new stack frame
       mov
                                    ; allocate space for locals x and y
       sub
                esp, 8
       push
                ebx
                                    ; save non volatile registers used by function
       <function body>
                                    ; function body
       <function exit>
                                    ; function exit
```

NB: \_cdecl convention means there is NO need to save eax, ecx and edx

## **Function Body**

- parameters pushed on stack and ...
- space already allocated for local variables

```
parameters p0 @ [ebp+8] and p1 @ [ebp+12] locals x @ [ebp-4] and y @ [ebp-8]
```

• x = p0 + p1

```
mov eax, [ebp+8] ; eax = p0
add eax, [ebp+12] ; eax = p0 + p1
mov [ebp-4], eax ; x = p0 + p1
```

return x + y;

```
mov eax, [ebp-4] ; eax = x add eax, [ebp-8] ; eax = x + y
```

NB: result returned in eax

#### **Function Exit**

need instructions to unwind stack frame at function exit

```
pop ebx ; restore saved registers
mov esp, ebp ; restore esp
pop ebp ; restore previous ebp
ret 0 ; return from function
```

- ret pops return address from stack and...
- adds integer parameter to esp [used to remove parameters from stack]
- if integer parameter not specified, defaults to 0
- since using <u>\_cdecl</u> convention caller will remove parameters from stack
- make sure you know why a stack frame needs to be created for each function call

## IA32 Code for Accessing an Array

- int is 4 bytes
- assume array a is stored at absolute address a
- a[0] store at address a, a[1] at a+4, a[2] at a+8, a[n] at a+n\*4

## IA32 Code for Accessing an Array ...

global variable a contains the address of the array allocated on heap

```
edx, [a]
                             // edx -> a
mov
     eax, [ebp-8]
                          // eax = j
mov
      eax, [edx+eax*4]
                     // eax = a[i]
mov
                          // eax = a[i]+3
add
     eax, 3
                      // ecx = i
      ecx, [ebp-4]
mov
                       // a[i] = a[j] + 3
      [edx+ecx*4], eax
mov
```

## Putting it Together – Tutorial 1...

- Mixing C/C++ and IA32 Assembly Language
- Example using Visual Studio 2010/2013/2015/2017, VC++ and MASM
- t1Test.cpp calls an assembly language versions of fib [as a demonstration], min, p and gcd
- create a VC++ Win32 Console Application [call it t1Test]
- select project name (t1Test), click on Project menu, select "Build Customizations..." and tick masm
- add files fib32.h, fib32.asm, t1.h and t1.asm
- Right click on .asm files make sure [Properties][General][Item Type] is set to Microsoft Macro Assembler
- You can create the t.h and t1.asm externally and include them into the project using [Project][Add Existing Item...]

## Putting it Together – Tutorial 1

- make sure the configuration is x86 [you can delete the default x64 configuration as it is not applicable]
- how to see the code generated by the VC++ compiler??
  - right click on C/C++ file name [Properties] [C/C++] [Output Files] [Assembler Output]
     and select Assembly, Machine Code and Source [listing has a .cod extension]
  - code generated in Debug and Release mode will be different
- setting breakpoints in .asm file
  - assembly source code debugging hasn't worked properly since VS2013
  - to debug min (for example), set breakpoint in .cpp file before call to min
  - when breakpoint reached, select [Debug][Windows][Disassembly]
  - THEN single step using F11
  - hover mouse over register names to see their values etc.

## Putting it Together – Tutorial 1...

#### fib32.h

 declare fib\_IA32a(int) and fib\_IA32b(int) as external C functions so they can be called from a C/C++ program

```
extern "C" int g; // external global int extern "C" int _cdecl fib_IA32a(int); // external function
```

 extern "C" because C++ function names have extra characters which encode their result and parameter types

#### fib32.asm


- fib\_IA32a(int) mechanical code generation simulating Debug mode
- fib\_IA32b(int) optimized code generation simulating Release mode
- MASM specific directives at start of file
- .data and .code sections
- public

## Putting it Together – Tutorial 1...

- t1Test.cpp [\_tmain]
- #include fib32.h and t1.h
- calls fib\_IA32a(n) and fib\_IA32b(n) like any other C/C++ function
- file also contains
  - 1) a C++ version of fib(n) and...
  - 2) a version of fib(n) that mixes C/C++ and IA32 assembly language using the IA32 inline assembler supported by the VC++ compiler
- call ALL versions of fib(n) for n = 1 to 20
- Visual Studio automatically compiles t1Test.cpp, assembles fib32.asm and t1.cpp and links them to produce an executable which can be run
- WARNING: Visual Studio on SCSS machines (eg ICT Huts) has problems when source files are stored on a Network drive

#### x64 Basics


- extension of IA32
- originally developed by AMD
- IA32 registers extended to 64 bits rax ... rsp, rflags and rip
- 8 additional registers r8 .. r15
- 64, 32, 16 and 8 bit arithmetic
- *same* instruction set
- 64 bit virtual and physical address spaces [theoretically anyway]
- $2^{64} = 16$  Exabytes =  $16 \times 10^{18}$  bytes



rflags [status register]	
rip [instruction pointer pc]	

## x64 Function Calling

- use Microsoft calling convention
- first 4 parameters passed in rcx, rdx, r8 and r9 respectively
- additional parameters passed on stack [right to left]
- stack always aligned on an 8 byte boundary
- caller <u>must</u> allocate 32 bytes of shadow space on stack
- rax, rcx, rdx, r8, r9, r10 and r11 volatile
- having so many registers <u>often</u> means:
  - 1. can use registers for local variables
  - 2. no need to use a frame pointer
  - 3. no need to save/restore registers



simple case
no frame pointer
no locals on stack (in registers)
no saved registers
leaf function


- caller must allocate 32 bytes (4 x 8bytes) of shadow space on the stack before calling a function [regardless of the actual number of parameters used] and to deallocate the shadow space afterwards
- called functions can use its shadow space to spill rcx, rdx, r8, and r9 [spill = save in memory]
- called functions may use the shadow space for any purpose whatsoever and consequently may read and write to it as it sees fit [which is why it needs to be allocated]
- 32 bytes of shadow space must be made available to all functions, even those with fewer than four parameters
- what are the advantages of having shadow space?

## IA32 AND X64

# x64 Function Calling Unix/Linux

- brief description
- first six parameters passed in registers RDI, RSI, RDX, RCX, R8, R9 respectively
- additional arguments are passed on the stack [right to left]
- use of frame pointer [rbp], allocation of locals on stack and saving of registers as per
   Microsoft convention
- result returned in rax
- registers ebp, rbx, r12, r13, r14 and r15 non volatile
- no shadow space as per Microsoft convention

- a more complex x64 stack frame
- callee has 5 parameters, so parameter 5 passed on stack
- parameters 1 to 4 passed in rcx, rdx, r8 and r9
- shadow space allocated
- old frame pointer saved and new frame pointer initialised [rbp]
- space allocated for local variables on stack [if needed]
- registers saved on stack [if needed]



# x64 Function Calling (Microsoft Convention) ...

```
int64 fib( int64 n) {
    INT64 fi, fj, t;
   if (n <= 1)
        return n;
   fi = 0; fj = 1;
    while (n > 1) {
        t = fi;
        fj = fi + fj;
        fi = t;
        n--;
    return fj;
```

- use \_int64 to declare 64 bit integers [Microsoft specific]
- alternatively

declare 64 bit integers using long long

#define INT64 long long

- parameter n passed to function in rcx
- leaf function [as fib doesn't call any other functions]
- usually easier to code with x64 assembly language rather than IA32 because a simpler stack frame is used and more registers are available

```
fib x64:
         mov
               rax, rcx
                       ; rax = n
                     ; if (n <= 1)
               rax, 1
         cmp
            fib_x64_1 ; return n
         jle
         xor rdx, rdx
                      ; fi = 0
                     ; fj = 1
               rax, 1
         mov
fib x64 0: cmp
                              ; while (n > 1)
             rcx, 1
         jle
               fib x64 1
               r10, rax
                       ; t = fj
         mov
                       ; fj = fi + fj
         add
             rax, rdx
               rdx, r10
                      ; fi = t
         mov
         dec
               rcx
                              ; n--
               fib x64 0
         jmp
fib x64 1: ret
                              ; return
```

- code ONLY uses volatile registers
- leaf function so no need to allocate shadow space

```
_int64 xp2(_int64 a, _int64 b) {
    printf("a = %I64d b = %I64d a+b = %I64d\n", a, b, a + b);
    return a + b; // NB
}
```

- uses %I64d to format a 64 bit integer
- parameters **a** and **b** passed to xp2 in rcx and rdx respectively
- need to call external printf(...) function with 4 parameters


```
rcx [address of format string]
rdx [a]
r8 [b]
r9 [a+b]
```


```
fxp2 db
              a = \%164d \ b = \%164d \ a+b = \%164d', 0AH, 00H ; ASCII format string
xp2: push
                                : save rbx
              rbx
     sub
             rsp, 32
                                ; allocate shadow space
             r9, [rcx+rdx]
     lea
                                ; printf parameter 4 in r9 {a+b}
             r8, rdx
                                ; printf parameter 3 in r8 {b}
     mov
             rdx, rcx
                                ; printf parameter 2 in rdx {a}
     mov
     lea
              rcx, fxp2
                                ; printf parameter 1 in rcx {&fxp2}
              rbx. r9
                                 ; save r9 in rbx so preserved across call to printf
     mov
     call
             printf
                                ; call printf
              rax, rbx
                                ; function result in rax = rbx {a+b}
     mov
                                ; deallocate shadow space
     add
              rsp, 32
              rbx
                                ; restore rbx
     pop
     ret
                                 ; return
```

#### IA32 AND X64

# x64 Function Calling (Microsoft Convention) ...

instead of using rbx to preserve r9 across the call to printf, an alternate approach is to use a location its shadow space [eg. rsp+64]





## x64 Function Calling (Microsoft Convention) ...

Typical code generation strategy

- shadow space allocated ONCE at start of function
- allocate enough stack space to accommodate calls to the function with the most parameters [NB: must allocate a minimum 32 bytes for the shadow space]
- use the same stack space [and registers] to pass parameters to ALL the functions it calls
- straightforward for compiler to determine how much stack space is required

# Typical code generation strategy...

```
function f(...)


...

printf(5 parameters);
...

printf(6 parameters);
...

printf(2 parameters);
...


}
```



- maximum number of parameters is 6
- need to allocate 6 x 8 = 48 bytes on stack at start
- in general, allocate max(32, n x 8) bytes where n is the maximum number of parameters (minimum 32 bytes of stack space for shadow space allocated)
- parameter 5 is moved directly to stack (NOT pushed) eg mov [rsp+32], eax
- reuse allocated stack space for all 3 calls to printf
- deallocate stack space on exit

## **Using Visual Studio**

- fib64.h, fib64.asm and t2Test.cpp available on CS3021/CS3421 website
- need to create a console application and use the Configuration Manager to select a x64 solution platform



one way to link with printf is to include the following at the head of t2.asm

```
includelib legacy_stdio_definitions.lib extrn printf:near .data
```

no x64 inline assembler, can use intrinsics defined in instrin.h instead

## Summary

- you are now able to:
  - write simple IA32 assembly language functions
  - write simple x64 assembly language functions
  - call IA32/x64 assembly language functions from C/C++
  - program the two most widely used CPUs in assembly language
     [IA32/x64 and ARM]



