University of Guelph

ENGG*2410: Digital Design

Sequential Logic Design "Sequence Recognizer Circuit" via VHDL

Group (#8)

Layal Alzaydi (1041786) Josiah Varghese (1043468) Giuliana Lowry (1013417) Mazen Hassan (0984322)

Problem Statement

The problem given is to design a sequence recognizer circuit based on a Moore machine using VHDL and schematic methods. The sequence recognizer should recognize '1101' in any set of bit sequence. It should recognize the particular sequence even if it overlaps with another set of sequence. The output z should only equal to '1' when the previous inputs to the circuit are '110' and current input is a '1'.

Assumptions and Constraints

Some of the assumptions and constraints used in this lab are as follows:

- Using both Schematic Capture and VHDL to implement the design
- Using a Moore Machine for the sequence recognizer
- Drawing the state diagram by hand
- Using an LED for the output of each Flip-Flop

System Overview & Justification of Design

(a) Give an overview of the system to be designed.

The purpose of this lab is to design and use basic operations of sequential logic using VHDL. In this lab, by using knowledge of state diagrams and sequential circuit design, the group has to create a "Sequence Recognizer" using Schematic Capture and VHDL. The Sequence Recognizer should be able to recognize a particular sequence of bits, in this case '1101' and continue till there is no such occurrence of that particular sequence in the longer sequence. The circuit should recognize the particular sequence even if it overlaps with the previous set of the sequence (01111011010100 - first occurrence, 01111011010100 - second occurrence).

(b) Briefly explain how the system works and reasons behind the design.

The sequential recognizer circuit is designed using the VHDL design entry method based in a Moore Machine. The system reads through each bit in the long sequence and recognizes a particular sequence of '1101' by using a states. The system is implemented by using the Moore machine method which outputs values determined by the current state. The Moore Machine method in the system works by going to current state determining if the bit corresponds to that state and if it's true goes to the next state. In cases in which it determines the input is not part of the sequence it resets or goes to the appropriate bit to continue reading the sequence (at State 2, if the bit is not '0' it stays at the same state). By using states, the system stores the past

inputs this makes it possible to overlap/combine states into the fewest number needed. If the sequence is completed, the output is '1' else it is a '0';

Procedures used to test the circuit

The group used Adept Software in order to implement any VHDL Code and schematic drawing onto the DIGILENT NEXYS 3 FPGA Circuit Board and tested them. Upon completion, there were no errors, and the board reflected the expected results.

Error Analysis

To conclude, the lab was generally error-free, however, the group made some errors while coding the test-bench Code. Once seeing the errors from the compiler and taking advice from the TA, the group decided to edit the portion of the code where the error existed. It then ran successfully.

Appendices




Figure 1.1 State diagram (top) and state table (bottom)




Figure 1.2 State table with flip flops (top), K-map and boolean equation for D2 flip flop (bottom)




Figure 1.3 K-map and boolean equation for D1 flip flop (top), K-map and boolean equation for D0 flip flop (bottom)




Figure 1.4 K-map and boolean equation for output \boldsymbol{Z}




Figure 1.5 Circuit diagram for sequence finder using three D flip flops with input \boldsymbol{X} and output \boldsymbol{Z}

VHDL code

```
18 --
 19
                              -----
 20 library IEEE;
 21 use IEEE.STD_LOGIC_1164.ALL;
 22
 23 entity Lab7 is
 24
         Port ( reset, clk, X : in STD_LOGIC;
              Z : out STD_LOGIC);
 25
 26 end entity Lab7;
 27
 28 architecture Behavioral of Lab7 is
        type statetype is (state0, state1, state2, state3, state4);
 29
         signal present_state, next_state: statetype:= state0;
 3.0
 31
 32 begin
 33 output_process: process(present_state) is
 34 begin
        case present_state is
                                         -- depending upon the current state only
  35
  36
          when state0 =>
                                         -- set output signals
            z <= '0';
  37
          when state1 =>
  38
            z <= '0';
  39
          when state2 =>
  40
             z <= '0';
 41
          when state3 =>
 42
            z <= '0';
 43
          when state4 =>
 44
            z <= '1';
  45
       end case:
 46
```

```
46 end case;
  47 end process output_process;
  48
  49 next_state_process: process(present_state,x) is
  50 begin
  51
        case present_state is
                                           -- depending upon the current state and input
          when state0 =>
                                           -- set next state
  52
             if x = '1' then
  53
                 next_state <= state0;</pre>
  54
  55
                next_state <= state1;
  56
  57
              end if;
  58
  59
           when state1 =>
              if x = '1' then
  60
                 next_state <= state2;
  61
  62
  63
                next_state <= state0;
              end if;
  64
  65
           when state2 =>
  66
  67
              if x = '1' then
                 next_state <= state2;
  68
  69
  70
                next_state <= state3;
              end if;
  71
  72
           when state3 =>
  73
7.4
```

```
72
          when state3 =>
  73
            if x = '1' then
  74
               next_state <= state4;
  75
  76
               next_state <= state0;</pre>
  77
            end if;
  78
  79
  80
         when state4 =>
            if x = '1' then
  81
               next_state <= state2;
  82
  83
  84
               next_state <= state0;
  85
             end if;
       end case;
  86
  87 end process next_state_process;
  88
  89 clk_process: process is
  90 begin
        91
        if reset = '1' then
                                         -- check for reset and initialize state
  92
  93
         present_state <= statetype'left;</pre>
  94
        else
         present_state <= next_state;</pre>
  95
        end if;
  96
  97 end process clk_process;
 98 end architecture behavioral;
  99
100 --end Behavioral:
```

Figure 2 - VHDL code of the sequence detector

Schematic




Figure 3 - Schematic Capture of the sequence detector

VHDL for the debounce used in schematic

```
20
   library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
21
22
    use ieee.std_logic_unsigned.all;
    use IEEE.NUMERIC_STD.ALL;
23
24
25
    entity DebounceVHDL is
26
27
        Port ( push_bt : in STD_LOGIC;
28
               cclk : in STD_LOGIC;
               debounce_out : out STD_LOGIC);
29
    end DebounceVHDL;
30
31
    architecture Behavioral of DebounceVHDL is
32
    signal d1, d2, reset, cout : std_logic;
33
34
    signal count : std_logic_vector(20 downto 0);
35
36
   begin
   reset <= d1 xor d2;
37
38
39
   FF: process(cclk)
40
   begin
   if(cclk'event and cclk = '1') then
41
42
   d1 <= push_bt;
   d2 <= d1;
43
   if(cout = '1') then
44
   debounce_out <= d2;
45
46
   end if;
    end if;
47
    end process;
48
49
```

```
35
36
   begin
37
   reset <= d1 xor d2;
38
39
   FF: process(cclk)
40
   begin
   if(cclk'event and cclk = '1') then
41
42 d1 <= push_bt;
43 d2 <= d1;
44
   if(cout = '1') then
   debounce_out <= d2;
45
   end if;
46
47
   end if;
48
   end process;
49
   CNTR: process(cclk, reset)
50
51
   begin
   if(reset='1') then
52
53 count <= (others=>'0');
   elsif (cclk'event and cclk='1') then
54
55
   if (cout = '0') then
   count <= count + 1;
56
   end if;
57
   end if;
58
59
   end process;
60
   cout <= count(20);
61
62
   end Behavioral;
63
64
```

Figure 4 - VHDL code for the debounce used in the schematic capture

Simulation



Figure 5 - Simulation

Test Bench

```
27 -----
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 -- USE ieee.numeric_std.ALL;
34
35 ENTITY Lab7_TB IS
36 END Lab7_TB;
37
38 ARCHITECTURE behavior OF Lab7_TB IS
39
       -- Component Declaration for the Unit Under Test (UUT)
40
41
      COMPONENT Lab7
42
      PORT (
43
           reset : IN std_logic;
44
45
           clk : IN std_logic;
           X : IN std_logic;
46
           Z : OUT std_logic
47
48
          );
      END COMPONENT;
49
50
51
      --Inputs
52
      signal reset : std_logic := '0';
53
      signal clk : std_logic := '0';
54
      signal X : std_logic := '0';
55
56
```

```
--Inputs
52
       signal reset : std_logic := '0';
53
54
       signal clk : std_logic := '0';
       signal X : std_logic := '0';
55
56
57
       --Outputs
       signal Z : std_logic;
58
59
60
       -- Clock period definitions
61
       constant clk_period : time := 20 ns;
62
63
   BEGIN
64
65
       -- Instantiate the Unit Under Test (UUT)
       uut: Lab7 PORT MAP (
66
67
              reset => reset,
68
              clk => clk,
              X => X,
69
              Z => Z
70
            );
71
72
73
       -- Clock process definitions
       clk_process :process
74
75
       begin
76
          clk <= '0';
         wait for clk_period/2;
77
          clk <= '1';
78
79
          wait for clk_period/2;
       end process;
80
81
```

```
-- Stimulus process
 83
        stim_proc: process
 84
 85
        begin
 86
         wait for 50 ns;
 87
           --1101
 88
           x <= '1';
 89
           wait for clk_period;
 90
           x <= '1';
 91
           wait for clk_period;
 92
           x <= '0';
 93
           wait for clk_period;
 94
           x <= '1';
 95
           wait for clk_period;
 96
 97
 98
            -- hold reset state for 100 ns.
 99
           wait for 50 ns;
100
           --Overlap condition
101
           x <= '1';
102
           wait for clk_period*3;
103
           x<= '0';
104
           wait for clk_period;
105
           x <= '1';
106
           wait for clk_period*2;
107
           x <= '0';
108
           wait for clk_period;
109
           x <= '1';
110
           wait for clk_period;
111
112
```

```
113
            -- hold reset state for 100 ns.
114
115
           wait for 50 ns;
116
           --Does not work condition
117
118
           x<= '0';
           wait for clk_period*3;
119
           x<= '1';
120
           wait for clk_period;
121
           x<= '0';
122
           wait for clk_period*2;
123
           x<= '1';
124
           wait for clk_period;
125
126
            -- hold reset state for 100 ns.
127
           wait for 50 ns;
128
129
           --Does not work condition
130
           x <= '1';
131
           wait for clk_period*2;
132
133
           x <= '0';
           wait for clk_period*8;
134
           x <= '1';
135
           wait for clk_period;
136
137
          wait;
138
139
        end process;
140
141
     END;
```

Figure 6 - Test bench for the sequence detector

The test-bench has 4 base cases, the first was to detect a 1101 case, while the second has the overlap case. Moreover there was 2 cases that did not include a 1101 sequence