NUMBER SYSTEM ExamCompetition.com

1. In which of the following by valid number?	ase systems is 123 not a			
(a) Base 10	(b) Base 16			
(c)Base 8	(d) Base 3	LOGIC GATE		
2. Storage of 1 KB means the following number of bytes (a) 1000 (b)964		1. The output of an AND gate with three inputs, A, B, and C, is HIGH when		
(c)1024	(d) 1064.	A. $A = 1$, $B = 1$, $C = 0$		
(0)202 :	(4) 100	C. A = 1, B = 1, C = 1		
ExamCompetition.com				
		If a signal passing throug		
3. What is the octal equivalent of the binary		sending a LOW into one of the inputs, and the output is		
number:10111101	it of the bindry	HIGH,		
(a)675	(b)275	A. AND	B. NAND	
(c) 572	(d) 573.	C. NOR	D. OR	
(0) 372	(u) 373.			
4. The binary code of (21.125	5) is	3. Output will be a LOW for	any case when one or more	
(a) 10101.001	(b) 10100.001	inputs are zero for a(n):		
(c) 10101.010	(d) 10100.111.	A. OR gate	B. NOT gate	
(c) 10101.010	(u) 10100.111.	C. AND gate	D. NOR gate	
5. Excess-3 code is known as		_	-	
(a) Weighted code	(b) Cyclic redundancy code	4. The output of a NOR gate is HIGH if		
(c) Self-complementing code		A. all inputs are HIGH	B. any input is HIGH	
(c) sen-complementing code	e (u) Algebraic code.	C. any input is LOW	D. all inputs are LOW	
6. How many 1 are present in	the hipary representation	c. a,pac.io 2011	27 a.ipats a. c 20 11	
of 15 x 256 + 5 x 16 + 3?	the billary representation	5. If the input to a NOT gate	e is A and the output is X	
	/b) 0	then	one output is 74	
(a) 8	(b) 9		$B. X = \overline{A}$	
(c) 10	(d)11	A. X = A	= -	
7. The available of districts to an	had acceptance to	C. X = 0	D. none of the above	
7. The number of digits in oc				
(a) 8	(b) 7	6. Which of the following g		
(c) 10	(d) none	output of the OR gate for all possible input combinations?		
8. The largest possible decimal number that can be		A. NOR	B. AND	
represented by six binary dig	its (bits) is:	C. NAND	D. None	
A. 256.	B. 128.			
C. 64.	D. 63.	7. The logic expression for a	NOR gate is	
		$A = \overline{A} + B$	$B. X = A + \overline{B}$	
9. Convert the following bina	ry number to decimal.		В. Х – Д т В	
010112		$_{C.}$ X = A + B	$D. X = \overline{A + B}$	
A 11	B 35			
C 15	D 10	8. A 2-input NOR gate is eq	uivalent to a	
		A negative-OR gate	B negative-AND gate	
ExamCompetition.com		C negative-NAND gate	C none of the above	
		a magazina minia Basa		
10. Convert the binary number 1001.0010_2 to decimal. A 90.125 B 9.125		9. The output of an exclusive-NOR gate is HIGH if		
C 125	D 12.5	A the inputs are equal	B one input is HIGH, and	
C 123	D 12.3	the other input is LOW	b one input is morn, and	
11. One hex digit is sometime	es referred to as a(n):	C the inputs are unequal	D none of the above	
A byte	B nibble	c the inputs are unequal	D Holle of the above	
•	D instruction	10. A logic circuit that provi	idos a HIGH output for both	
C grouping	D man action		des a HIGH output for both	
12 Convert EQ 72 to BCD		inputs HIGH or both inputs		
12. Convert 59.72 ₁₀ to BCD	B 01011001 01110010	A Ex-NOR gate	B OR gate	
A 111011	B 01011001.01110010	C Ex-OR gate	D NAND gate	
C 1110.11	D 0101100101110010	44 Jalantification Co.	a la al accordina con Alexandro	
12 Compatible binem, which a 1100 to 0		11. Identify the type of gate below from the equation		
13. Convert the binary number 1100 to Gray code		$X = A \oplus B = \overline{AB} + A\overline{B}$		
A 0011	B 1010	A Ex-NOR gate	B OR gate	
C 1100	D 1001	C Ex-OR gate	D NAND gate	

12. Which type of gate can be used to add two bits?

A Ex-OR B Ex-NOR C Ex-NAND D NOR

13. A logic circuit that provides a HIGH output if one input or the other input, but not both, is HIGH, is a(n):

B OR gate A Ex-NOR gate C Ex-OR gate D NAND gate

ExamCompetition.com K-Map & Combinational **Circuit**

1. A graphical display of the fundamental products in a truth-table is known as

A. Mapping B. Graphing D. karnaugh-map C. T-map

2. Consider following switching function:

f(w, x, y, z) = w'x' + w'x y' + wx'z' + wxy

For this function, which of the following is list of essential prime impicants?

A. w' x', w' y', x' y', wxy B. wxy, wyz'

C. w' x', w' y', x' z', , wyz D. w' x', w' y', x' z, wxy'

3. The simplified form of the boolean expression

$$\begin{array}{ll} (X+\bar{Y}+Z)(Z+\bar{Y}+\bar{Z})(X+Y+Z)\, \text{is} \\ \text{A.}\, \bar{X}Y+\bar{Z} & \text{B.}\, X+\bar{Y}Z \\ \text{C.}\, X & \text{D.}\, XY+\bar{Z} \end{array}$$

3. Which of the following expressions is in the sum-ofproducts (SOP) form?

[A] AB + CD

[B] AB(CD)

[C](A + B)(C + D)

[D] (A)B(CD)

4. The simplest equation which implements the K-map shown below is:

	c	С
ĀB	0	0
ĀВ	1	1
ΑВ	1	1
ΑĒ	0	1

A.
$$X = AC + B$$


C. $AB\overline{C} + ABC + A\overline{B}C$

B.
$$X = A\overline{B}$$

$$\sim AB\overline{C} + ABC + A\overline{B}C$$

D.
$$AB + \overline{A}B$$

Which of the following logic expressions represents the logic diagram shown?



$$\underline{A.X} = \underline{A} \, \overline{B} + \overline{A} \, B$$

$$\underline{B.X} = \overline{A} \, \overline{B} + A \, B$$

$$\underline{C.} X = \overline{A} \overline{B} + \overline{A} \overline{B}$$

$$\underline{D.} X = \overline{A} \overline{B} + A B$$

6. Which statement below best describes a Karnaugh map?


A. A Karnaugh map can be used to replace Boolean rules.

B. The Karnaugh map eliminates the need for using NAND and NOR gates.

C. Variable complements can be eliminated by using Karnaugh maps.

D. Karnaugh maps provide a visual approach to simplifying Boolean expressions.

Solve the network in the figure given below for X.




A.A + BC + D

 $\underline{\mathbf{B.}}((A+B)C)+D$


 $\underline{\mathsf{C.}}D(A+B+C)$

D.(AC + BC)D

8. What type of logic circuit is represented by the figure shown below?



The device shown here is most likely a _



- A. Comparator
- **B.** Multiplexer
- C. Demultiplexer
- D.parity generator

11. How many outputs are on a BCD decoder?

A. 4 B. 16

C. 8 D. 10

12. How many data select lines are required for selecting eight inputs?

A. 1 B. 2 C.J = 0, K = 1 D.J = 0, K = 0
C. 3 D. 4

ExamCompetition.com Sequential circuit

- 1. Popular application flip-flop are?
- [A] Counters
- [B] Shift registers
- [C] Transfer registers
- [D] All of above
- 2. SR Flip flop can be converted to T-type flip-flop if?
- [A] S is connected to Q
- [B] R is connected to Q
- [C] Both S and R are shortend
- [D] S and R are connected to Q and Q' respectively
- 4. A simple flip-flop
- [A] is 2 bit memory
- [B] is 1 bit memory
- [C] is a four state device
- [D] has nothing to do with memory
- 5. An SR flip flop cannot accept the following input entry
- [A] Both input zero
- [B] zero at R and one at S
- [C] zero at S and one at R
- [D] Both inputs one
- 6. The main difference between JK and RS flip-flop is that?
- [A] JK flip-flop does not need a clock pulse
- [B] there is feedback in JK flip-flop
- [C] JK flip-flop accepts both inputs as 1
- [D] JK flip-flop is acronym of junction cathode multivibrator
- 7. How is a J-K flip-flop made to toggle?

A. J = 0, K = 0

B. J = 1, K = 0

C. J = 0, K = 1

D. J = 1, K = 1

8. How many flip-flops are required to produce a divideby-128 device?

A. 1

B. 4

C. 6

D. 7

- 9. Which of the following is correct for a gated D flip-flop?
- flop?

 A. The output toggles if one of the inputs is held HIGH.
- B. Only one of the inputs can be HIGH at a time.
- C. The output complement follows the input when
- D. Q output follows the input D when the enable is HIGH
- 10. A J-K flip-flop is in a "no change" condition when

A. J = 1, K = 1

B.J = 1, K = 0

11. The symbols on this flip-flop device indicate

A. triggering takes place on the negative-going edge of the CLK pulse

B. triggering takes place on the positive-going edge of the CLK pulse

C. triggering can take place anytime during the HIGH level of the CLK waveform

D. triggering can take place anytime during the LOW level of the CLK waveform

INCOMPLETE QUESTION

- 12. What is one disadvantage of an S-R flip-flop?
- A. It has no enable input.
- B. It has an invalid state.
- C. It has no clock input.
- D. It has only a single output.
- 13. How many flip-flops are required to make a MOD-32 binary counter?

A.3 B.45 **C.5** D.6

14. A MOD-16 ripple counter is holding the count 10012.

What will the count be after 31 clock pulses? A.10002 B.10102

C.10112 B.10102 C.10112 D.11012

15. How many flip-flops are required to construct a decade counter?

A.10 B.8 C.5 **D.4**

16. How many different states does a 3-bit asynchronous counter have?

A.2 B.4 C.8 D.16

17. A 4-bit up/down binary counter is in the DOWN mode and in the 1100 state. To what state does the counter go on the next clock pulse?

A.1101 **B.1011** C.1111 D.0000

18. A ripple counter's speed is limited by the propagation delay of:

A. each flip-flop

- B. all flip-flops and gates
- C. the flip-flops only with gates
- D. only circuit gates

ExamCompetition.com

19. In a 6-bit Johnson counter sequence there are a total of how many states, or bit patterns?

A.2 B.6 C.12 D.24

21. Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)

A.1100 B.0011 C.0000 D.1111

ExamCompetition.com LOGIC FAMILY

- 1. Which of the following summarizes the important features of emitter-coupled logic (ECL)?
- A. low noise margin, low output voltage swing, negative voltage operation, fast, and high power consumption
- B. good noise immunity, negative logic, high-frequency capability, low power dissipation, and short propagation time
- C. low propagation time, high-frequency response, low power consumption, and high output voltage swings D. poor noise immunity, positive supply voltage operation, good low-frequency operation, and low
- 2. Which of the following logic families has the shortest propagation delay?

A. CMOS B. TTL C. ECL D. DTL

- 3. What is the major advantage of ECL logic?
- A. very high speed
- B. wide range of operating voltage
- C. very low cost
- D. very high power
- 4. The time needed for an output to change from the result of an input change is known as:

A. noise immunity B. fan-out C. propagation delay D. rise time

5. Which family of devices has the characteristic of preventing saturation during operation?

B. CMOS A. TTL C. ECL D. DTL

6. What is the standard TTL noise margin? A. 5.0 V B. 0.0 V C. 0.8 V D. 0.4 V

7. Which logic family is characterized by a multiemitter transistor on the input?

A. ECL B. CMOS

D. None of the above C. TTL

memory locations in the 16K × 1 RAM? B. 10

1. How many address bits are needed to select all

A. 8 C. 14 D. 16

2. The storage element for a static RAM is the

A. diode B. resistor C. capacitor D. flip-flop

3. Select the statement that best describes Read-Only Memory (ROM).

A. nonvolatile, used to store information that changes during system operation

B. nonvolatile, used to store information that does not change during system operation

C. volatile, used to store information that changes during system operation

D. volatile, used to store information that does not change during system operation

4. How many 2K × 8 ROM chips would be required to build a 16K × 8 memory system?

A. 2 B. 4 C. 8 D. 16

- 5. Which of the following best describes EPROMs?
- A. EPROMs can be programmed only once.
- B. EPROMs can be erased by UV.
- C. EPROMs can be erased by shorting all inputs to the ground.
- D. All of the above.
- 6. The difference between a PLA and a PAL is:
- A. The PLA has a programmable OR plane and a programmable AND plane, while the PAL only has a programmable AND plane.
- B. The PAL has a programmable OR plane and a programmable AND plane, while the PLA only has a programmable AND plane.
- C. The PAL has more possible product terms than the
- D. PALs and PLAs are the same thing.
- 7. What is a digital-to-analog converter?
- A. It allows the use of cheaper analog techniques, which are always simpler.
- B. It takes the digital information from an audio CD and converts it to a usable form.
- C. It converts direct current to alternating current.
- D. It stores digital data on a hard drive.


ExamCompetition.com KVS 2013

1. consider an arbitrary number system with the independent digits as 0, 1 and X. what is the radix of this number system?


a) 1 b) 2 c) 3 d) 4

2. the following diagram shows a


MEMORY & CONVERTER




- a) Exclusive -NOR gate
- c) AND gate
- b) NAND gate
- d) OR gate
- 3. the folloeing diagram shows a



- a) half adder
- b) half subtractor
- c) full adder
- d) full subtactor
- 4. A/an also called a data selector, is a combinational circuit with more than one input line, one output line and more than one selection line.
- a) de multiplexer
- b) multiplexer or MUX
- c) operational amplifier
- d) integrated circuit
- 5. A..... multivibrator circuit is one in which LOW and HIGH output states are stable
- a) Monostable
- b) bistable
- c) Multistable
- d) Tristable
- 6. the diagram below represents




- a) Moore's law
- b) Netwon Raphson method
- c) Boyle's law
- d) Gregor law
- 7. _____ memory is intended to give memory speed approaching that of the fastest memories available, and at the same time provide a large memory size at the price of less expensive types of semiconductor memories.
- a) Register
- b) Counter
- c) Flip flop
- d) Cache
- 8. the following diagram depicts _____ logic.



a) diode

- b) transistor
- c) diode-transistor
- d) resistor
- 9. Determine the function performed by the combinational circuit of the given figure.



- a) 4 to 1 multiplexer
- b) 8 to 1 multiplexer
- c) 16 to 1 multiplexer
- d) 32 to 1 multiplexer
- 10. The percentage resolution of an eight bit D/A converter is
- a) 0.39%
- b) 0.38%
- c) 0.50%
- d) 0.51%
- 11. Determine the size of PROM required for the implementing the 16-to-1 multiplexer.
- a) 1M X 1
- b) 2M X 1
- c) 8M X 1
- d) 32M X 1
- 12. Determine the number of programmable interconnections in the following programmable logic device PAL device with eight input variables, 16 AND gates and four OR gates.
- a) 384
- b) 512
- c) 256
- d) 128
- 13. The reduced expression for the following expression using a Karnaugh Map $F(W,X,Y,Z) = \sum (0, 4, 8, 12)$ is
- a) YZ

b) Y'Z'

c) Y+Z

d) Y'+Z'

Downloaded From: ExamCompetition.com
Visit this website for More notes Mock test
papers Sample papers guess papers previous
year papers of various exams.

If you don't find any paper do comment us contact us. We will try our best to provide you the latest information, exam papers.