
<u>ExamCompetition.com</u> Computer		c) Multiple Buses	
Organization and Architecture		d) Buffer registers	
1. Micro program is		7. To extend the connectivity of the processor	
A. The name of source program in micro		bus we use	
computers		a) PCI bus	b) SCSI bus
B. The set of instructions inc	licating the	c) Controllers	d) Multiple bus
primitive operations in a sys	tem		
C. Primitive form of macros used in assembly		8. The key feature of the PCI BUS is	
language programming		a) Low cost connectivity.	
D. Program of very small size		b) Plug and Play capability.	
		c) Expansion of Band	width.
2. The CPU of a Computer takes instruction		d) Both a and c.	
from the memory and execu	tes them. This		
process is called		9. PCI stands for	
A. Load cycle B. Ti	me sequence	a) Peripheral Compo	nent Interconnect.
C. Fetch-execute cycle D. N	one of these	b) Peripheral Comput	ter Internet.
		c) Processor Computer Interconnect.	
3. When a program is being	executed in an	d) Processor Cable Interconnect	
8085 microprocessor, its Pro	gram Counter		
contains		10. The DMA transfer is initiated by	
A. Number of instructions in the current		a) Processor	
program that have already b	een executed	b) The process being executed	
B. The total number of instructions in the		c) I/O devices	
program being executed		d) OS	
C. Memory address of the instruction that is		ExamCompetition.com	<u>m</u>
being currently executed		11. The technique where the controller is	
D. Memory address of the ir	struction that is	given complete acces	ss to main memory is
to be executed next		a) Cycle stealing	b) Memory stealing
		c) Memory Con	d) Burst mode
4. The control unit of compu	ter		
A. Performs ALU operations on the data		12. In DMA transfers, the required signals and	
B. Controls the operation of the output		addresses are given by the	
devices		a) Processor	b) Device drivers
C. Both (a) and (b)		c) DMA controllers	d) The program itself
D. Directs the other unit of o	computers		
		13. The DMA transfe	rs are performed by a
5. The ALU of a computer normally contains a		control circuit called as	
number of high speed storage elements called		a) Device interface	b) DMA controller
A. Semi conductor memory	B. Registers	c) Data controller	d) Overlooker
C. Hard disk	D. IC		
6 are used to overcor	ne the difference	14. In IEEE 32-bit rep	resentations, the
in data transfer speeds of va	rious devices .	mantissa of the fracti	on is said to occupy
a) Speed enhancing circuitor	У	bits.	
b) Bridge circuits		a) 24	b) 23

c) 20	d) 16			
15. The 32 bit representation of the decimal		22. The sum of -6 and -13 using 2's		
number is called as		complement addition is,		
a) Double-precision	b) Single-precision	a) 11100011	b) 11110011	
c) Extended format	d) None of the above	c) 11001100	d) 11101101	
ExamCompetition.com				
16. In IEEE 32-bit repres	sentations, the	23 refers to t	the operational units and	
Exponent part is said to occupy bits.		their interconnectio	n that realize the	
a) 8	b) 23	architectural specifi	cation	
c) 7	d) 11	a) Computer Archite	ecture	
		b) Computer Organ	ization	
17. In the absolute addressing mode		c) Computer Design		
A. Operand is inside the instruction		d) Computer structu	ire	
B. Address of the opera	nd is outside the			
instruction		24. With the	, Intel introduce the	
C. Register containing the address of the		use of superscalar to	echniques, which allow	
operand is specifed inside theinstruction		multiple instruction	multiple instructions to execute in parallel	
D. Location of the oper	and is implicit.	a) 80486	b) 8085	
		c) Pentium	d) core 2 duo	
18 are the d	ifferent type/s of	ExamCompetition.co	ExamCompetition.com	
generating control sign	als.	25. Von Neumann a	rchitecture is based on	
a) Micro-programmed	b) Hardwired	a) Data and instruct	ions are stored in a single	
c) Micro-instruction	d) Both a and b	read-write memory.		
		b) the content of thi	is memory are addressable	
19. word whose individual bits represent a		by location, without	regard to the type of data	
control signal is		contained there.		
a) Command word	b) Control word	c) Execution occurs	in a sequential fashion	
c) Co-ordination word	d) Generation word	from one instruction	n to the next.	
ExamCompetition.com		d) All the above		
20. Highly encoded sch	emes that use			
compact codes to specify a small number of		26. Registers are loc	ated at	
functions in each micro	instruction is	a) Processor	b) cache	
a) Horizontal organisati	on	c) Main memory	d) Secondary memory	
b) Vertical organisation	1			
c) Diagonal organisation	n			
d) None of the above				
21. Microprocessor 80	85 is the enhanced			
version of with essentially the same				
construction set	•			
A. 6800	B. 68000			
C. 8080	D. 8088			

ExamCompetition.com KVS 2013

1. The following diagram shows a




a) Bas interconnection scheme

- b) Memory interconnection scheme
- c) I/O
- d) Throughput
- 2. _____ refers to those attributes of a system visible to a programmer or, put another way, those attributes that have a direct impact on the logical execution of a program
- a) computer organization

b) computer architecture

- c) Microprocessor
- d) Bus

3.the following diagram depicts a _____cell.



a) storage

b) mobile

c) memory

- d) register
- 4. _____ is the first intel x86 microprocessor with a dual core, referring to the implementation of two processors on a single chip.
- a) core

b) core 2 duo

c) dual core

c) Centrino

5 chips are high speed processors that	it
are known for their small die size and low	
power requirements. They are widely used i	n
PDAs and other hand held devices, including	3
games and phones as well as large variety o	f
consumer products. It is probably the most	
widely used embedded processor architectu	ıre
and indeed the most widely used processor	
architecture of any kind in the world	
a) HAND b) LEG	

c) ARM

d) SUN

- 6. the major functions or requirements for an I/O module fall into which of the following categories?
- a) Control and timing.
- b) Processor communication
- c) Data buffering
- d) All of these

ExamCompetition.com

7. This was the first general purpose micro processor. It was designed to be the CPU of a general purpose micro- computer. It was faster, had a richer instruction set and a larger addressing capability. Which microprocessor are we discussing?

a) 4004

b) 8008

c) 8080

d) All of these

8. the	is a popular high-bandwidth,
processor inde	pendent bus that can functior
as a mezzanine	or peripheral bus.

- a) Peripheral component interconnect (PCI)
- b) Peripheral component disconnect (PCD)
- c) Input output connect
- d) Array connect
- 9. Sequential, direct, random and associative are access methods and key characteristics of computer ______ system
- a) Stack

b) counter

c) memory

d) core

Downloaded From: ExamCompetition.com
Visit this website for More notes Mock test
papers Sample papers guess papers previous
year papers of various exams.

If you don't find any paper do comment us contact us. We will try our best to provide you the latest information, exam papers.

LYAMON RELIGION. COM