



VHDL-assignment

2022042251김동한



-작성한코드

```
library ieee;  
use ieee.std_logic_1164.all;  
  
entity not_gate is
```

```
port (  
  a : in std_logic;  
  y : out std_logic  
);  
end entity not_gate;  
  
architecture behavioral of not_gate is  
begin  
  y <= not a;  
end architecture behavioral;
```

>>>입력이 0일 때 출력은 1, 입력이 1일 때 출력은 0으로 나타나 NOT 게이트의 동작을 확인할 수 있었다.