



Digital Circuit Design

Li Bai

Theorem of Boolean Algebra

- ▶ Idempotence laws:

$$x + x = x \quad (2.11)$$

$$x \cdot x = x \quad (2.12)$$

- ▶ Further identity laws:

$$x + 1 = 1 \quad (2.13)$$

$$x \cdot 0 = 0 \quad (2.14)$$

- ▶ Absorption laws:

$$x + (x \cdot y) = x \quad (2.15)$$

$$x \cdot (x + y) = x \quad (2.16)$$

- ▶ DeMorgan laws:

$$\overline{(x + y)} = \bar{x} \cdot \bar{y} \quad (2.17)$$

$$\overline{(x \cdot y)} = \bar{x} + \bar{y} \quad (2.18)$$

Equivalents

EXERCISE 2.8 Show, using truth tables, that the two Boolean expressions in each of the following pairs are equivalent:

- a) $x \cdot \overline{(y \cdot z)}$ and $x \cdot \bar{y} + x \cdot \bar{z}$
- b) $\overline{x \oplus y}$ and $\overline{\bar{x} \oplus \bar{y}}$

Verilog **always** Procedural Block

- Example (block of combinational logic):

```
always @* begin           ... old always @(a, b) begin
    ... verilog logic statements
end
                                         ^                         sensitivity
                                         |                         list
```

- a concurrent or parallel block inside a module
- for multiple always blocks in the same module, these are parallel blocks – ***independent of their order in the module.*** (Just like assign statements)
- maps very nicely into describing hardware
- inside the block, the sequence of the statements can have significance (to be covered later)

Verilog **always** Procedural Block – Combinational Logic

- Examples (within a single module)

```
...  
assign f = a & b;  
assign g = a | c;  
...
```

All of these
implementations are
equivalent!!

```
...  
always @* begin  
    f = a & b;  
end  
  
always @(a, c) begin  
    g = a | c;  
end  
...
```

```
...  
always @* begin  
    f = a & b;  
    g = a | c;  
end  
...
```

Verilog **if-else** Construct

- Again, very similar to C code. Verilog example:

```
if (a == b) begin  
    f = 1;  
end else begin  
    f = 0;  
end
```

- For single statements:

```
if (a == b) f = 1;  
else f = 0;
```

- **Multiple case items**


- If you have an identical statement (or statement block) for multiple items, those items can be grouped as a single case item.

- **Syntax:**

```
case(<argument>)
    <case1>: <statementA>
    <case2>: <statementB>
    <case3>, <case4>, <case5>: <statementC>
...
    default: <statementZ>
endcase
```

Example: 4x1 Mux Design

- 4 Inputs, 1 Output, (and 2 Select inputs)



d	c	b	a	s2	s1	f
x	x	x	0	0	0	0
x	x	x	1	0	0	1
x	x	0	x	0	1	0
x	x	1	x	0	1	1
x	0	x	x	1	0	0
x	1	x	x	1	0	1
0	x	x	x	1	1	0
1	x	x	x	1	1	1

Example: 4x1 Mux Design – with **case**

```
...
    always @* begin
        case ({s2, s1})
            2'b00: f = a;
            2'b01: f = b;
            2'b10: f = c;
            default: f = d;
        endcase
    end
...

```

Notes:

the concatenation operator { , } is used;

the default case covers the condition 2'b11.

```
module first(output d,  
            output reg e, input a, b, c);  
  
    assign d = a & b;  
  
    always @* begin  
        e = b | c;  
    end  
  
endmodule
```

```
module second(output reg d, e,  
             input a, b, c);  
  
    d = 1'b1;  
    if (a == b) begin  
        d = 0;  
    end  
    e = a ^ c;  
  
endmodule
```

```
module third(output reg d, e,  
            input a, b, c);  
  
    always @* begin  
        case ({b, c})  
            2'b10: assign d = a;  
            default: assign e = b | c;  
        endcase  
    end  
  
endmodule
```

```
module fourth(output wire d, e,  
             input a, b, c);  
  
    assign a = b & c;  
  
    assign d = e | ~c;  
  
endmodule
```

```
module fifth(output reg d, e,  
            input a, b, c);  
  
    assign e = a ^ b ^ c;  
  
    always @* begin  
        assign d = b & a | c;  
    end  
  
endmodule
```

```
module sixth(output reg d, e,  
            input a, b, c);  
  
    always @* begin  
        d = a;  
        e = c;  
        if (b == 0) e = 1'b1;  
        if (c == 1) d = 0;  
    end  
  
endmodule
```

Encoding and decoding

How to represent information into digital data (encoding)

BCD encoding

0: 0000	1: 0001	2: 0010	3: 0011	4: 0100
5: 0101	6: 0110	7: 0111	8: 1000	9: 1001



$$\lceil \log_2(N) \rceil = \left\lceil \frac{\ln(10)}{\ln(2)} \right\rceil \approx 3.32$$

Gray encoding


0: 0000	1: 0001	2: 0010	3: 0011	4: 0100
5: 0101	6: 0110	7: 0111	8: 1000	9: 1001

Can I create an encoding with only one bit transition from the near by numbers

b2	b1	b0	g2	g1	g0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0



7 segment display



- gfedcba
- active high vs active low
- For the labs, we used the active low 7 segment display

8

0111111

8

0000110

8

1011011

8

1001111

8

1100110

8

1101101

8

1111101

8

0000111

8


1111111

8


1101111

Provide a Verilog code for BCD to 7-seg

- Convert the input BCD to a 7-seg encoding scheme (active low)




verilog exercise



Example problem 4


Given the schematic below (the new gate with the double curved input is an *exclusive or* gate):



<https://www.edaplayground.com/x/xr8>

- Based on the AND, OR, XOR, ... logic, write a *single* Verilog assign statement for the schematic using &, |, ~, ...
- Create a truth table for an *exclusive or* gate, then for the full schematic.
- Depending on instructions and templates provided by the instructor, use a skeleton module and matching testbench and enter your assign statement. Run the simulation to test for mismatches.
- From the truth table for the full schematic, create an equivalent SystemVerilog design using *Sum of Products* (SOP) technique described in the videos. Comment out your assign statement from a) and enter your SOP design.
- Sketch a schematic of the *Sum of Products* implementation using AND and OR gates. It is easier to use bubble notation for the invert operation.

3. Verilog module and testbench



Download the image file from canvas

Grades

Class Notebook

Zoom

Panopto Video

Outcomes

Quizzes

Assignments

Files

Pages

People

Rubrics

Collaborations



Discussions

Attendance

Feb 6 10 pts	week3.pdf
Module 3: Verilog Concepts (Week 4)	
Module 3 Overview Jan 22	
raspbin_openfpga_12_17_2023_s.zip	
Module 3 In Class Assignment & TEAMMATES Jan 28 100 pts	
Module 3 Quiz 10 pts	



Flash card using etcher



Wireless setup

Get a password hash using AWS cloud

```
git clone -b spring24 http://github.com/lbaitemple/ece2613 wireless
```

```
cd wireless
```

```
bash ./rundocker.sh
```

```
sudo reboot
```

```
ubuntu@ip-172-31-63-189:~/environment$ cd wireless/
ubuntu@ip-172-31-63-189:~/environment/wireless$ bash ./rundocker.sh
Reading package lists... Done
Building dependency tree... Done
Reading state information... Done
docker-compose is already the newest version (1.29.2-1).
0 upgraded, 0 newly installed, 0 to remove and 23 not upgraded.
cmdshell uses an image, skipping
Building my_image
[+] Building 0.1s (6/6) FINISHED
=> [internal] load build definition from Dockerfile
```

docker:default
0.0s

Create image

docker image list

docker run -it bionic-bai:latest /bin/bash

```
ubuntu@ip-172-31-63-189:~/environment/wireless$ docker image list
REPOSITORY      TAG          IMAGE ID      CREATED       SIZE
bionic-bai      latest       503368ad021f   2 days ago   145MB
ubuntu@ip-172-31-63-189:~/environment/wireless$ docker run -it bionic-bai:latest /bin/bash
root@c902a7fa2ea9:/# █
```

echo -n "password" | iconv -t UTF-16LE | openssl md4

Add password hash

```
echo -n "password" | iconv -t UTF-16LE | openssl md4
```

The screenshot shows a terminal window with a file explorer sidebar. The terminal has two tabs: 'docker' and 'root@c902a7fa2ea9:~#'. The code in the terminal is:

```
1 export ID=lbai@temple.edu
2 export HASH=1drwer3e2a1d6aace8451df53e5c8c429
3 export USEROAM=1
4 export AP=eduroam
5 export WIFI_AP1=HOTPSOTAP
```

Below this, the command is run:

```
root@c902a7fa2ea9:~# echo -n password" iconv -t UTF-16LE | openssl md4
(stdin)= c41762e16a352788c5a04b28a6517e62
root@c902a7fa2ea9:~#
```

Red arrows point from the highlighted environment variable lines in the terminal to the corresponding lines in the file explorer's 'wireless' directory. Red boxes highlight the 'wireless' directory in both the sidebar and the file list.