3DIC Cell-Based DataFlow Processor Communication Cell Formats

IP header:

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Version				IHL				Differentiated Services								Total length															
Identification																Flags		Fragment offset													
TTL								Protocol																							
Header checksum																															
Source IP address																															
Destination IP address																															
Options and padding ☞																															

Rambling

For MCast, use an MCast address which identifies n PE's but use an option that identifies which PE's have been visited. e.g.option initially set to {64{1'b1}} by source, each PE router maps MCast address to a 64 bit field, then AND's with option field
Each PE will clear its bit in the option field

If all columns are allowed to run asynchronously, do we need a means to identify when a RU is complete before another can start. Perhaps have a 64 element RU complete field in a RU descriptor that each column sets???? rambling

Maybe we should have a global and a local sync, a layer complete would be a global sync where one layer doesn't start until#the previous layer is complete.

Control/Data Cells : The cell sizes below over worst case sizes. For example, we allocate space for up to 64K nodes on 256 chains.

In practice as shown in the examples, these sizes would be much lower.
In the case of sparsey or ConvNet, they can be ROI's or Kernels.
For Sparsey, we might have 100 MAC's with 1000 cells resulting in 100,000 WID's for layer0.
For ConvNet, we might have 96 kernels each operating on an ROI
Each WID specifies Tag for Cell weight matrix and orgTag for the ROI



AT: Address Type
Node ID Type is bit field or number

Unicast
BCast

Could be bit field
Specified in AT field

Control 10 00
Control/Data 11 00
Data/Resp Start 01 10
Data/Resp 01 00
Data/Resp End 01 01
Ack only 01 11
Output Flow Control 10 01

Compound

Vector : Tag and orgTag are interleaved
Hybrid : Tag is interleaved, orgTag is scalar

Tag ID indicates global or local
e.g. if local, tag is stored in local memory

Indicate how many active exec lanes e.g. set to 16 if PE has 16 exec lanes

binaryA
binaryOp
binaryB
binaryOut

Lm8
Lm16
Lm32
Bit

e.g. OR requires all cell v=values

Sync per group stored in local memory

How values from the data are directed to exec lanes. Default is 32, each 32-bits are distributed to each exec lane

Merge: Scheduler will attempt to merge this many outTag cells before writing to global memory

If contains no PE, this is a bit-field which specifies which PE's the result from all 16 lanes will be sent to.
e.g. construct a packet, send and each PE decrements its bit field and route the packet based on the remaining bit fields. It will stop transmitting when all bits that it knows will get the packet from another output port.

result data written to this starting location within outTag
Address = outTagbaseIndex

Output of Exec Lane 0 will be written to outTag, consecutive Exec lane outputs will be written to :
Address = outTagbaseIndex+*outStagger

Request Comm Cells

Work-Unit Control
Total Bits = 256/cell

Next Valid	Next Valid Mem	Node ID	Work ID	xOp	yOp	P	mS	SG	ELS	Tag
orgTag		Size (bytes)		outTag		outIndex		outStagger		***

We will likely need to send "sync" commands to PE's with info such as which PE's to sychronize to.
In these cases, a single large cell will be inefficient from a bandwidth perspective. For F2F2's, we have already sized them for data cells.
But this will balance comm logic complexity versus efficiency and latency of control messages.
So perhaps we should balance this by having two lengths, one for control/special and one for data.

Work-Unit Control/Data
Total Bits = 128b/cell

Next Valid	Next Valid Mem	Node ID	Work ID	xOp	yOp	P	mS	SG	ELS	Tag
orgTag		Size (bytes)		outTag		outIndex		outStagger		***
Data		Data		Data		Data		Data		
Data		Data		Data		Data		Data		
Data		Data		Data		Data		Data		
Data		Data		Data		Data		Data		
Data		Data		Data		Data		Data		
Data		Data		Data		Data		Data		
Data		Data		Data		Data		Data		
Data		Data		Data		Data		Data		

Used if :
a) Tag data wholly contained in cell. orgTag can still be streaming if xOp is valid
b) xOp is write to shmem (2-words of data saved to each Exec Lanes shared memory)

Request Data
Total Bits = 1152/cell

Next Valid	Next Valid Mem	Node ID	Work ID	Tag	Size (Bits)	Pad
Data		Data	Data	Data	Data	Data
Data		Data	Data	Data	Data	Data
Data		Data	Data	Data	Data	Data
Data		Data	Data	Data	Data	Data
Data		Data	Data	Data	Data	Data
Data		Data	Data	Data	Data	Data
Data		Data	Data	Data	Data	Data
Data		Data	Data	Data	Data	Data

128b/16B

Each data cell has sufficient data for 2-quantums for 16-exec lanes, 1-quantum for 32-exec lanes

orgTag FIFO depth = 32

Hybrid Operation: Tag is interleaved, orgTag is scalar

Tag FIFO depth = 32
Operates as 16x2 or 1x32

orgTag FIFO depth = 32

Hybrid Operation: Sparse representation

Result Comm Cells

required for Result bus fairness algorithm
Ack Only packet is routed as each PE result path has a separate FIFO

output of one Exec Lane - 2 words

Ack Only

Next Valid	Next Valid Mem	Src Node ID	Work ID	NULL

Result Data
Total Bits = 1152/cell

Next Valid	Next Valid Mem	Src Node ID	Work ID	outTag	outIndex	outStagger
DataA			DataA	DataA	DataA	DataA
DataA			DataA	DataA	DataA	DataA
DataA			DataA	DataA	DataA	DataA
DataA			DataA	DataA	DataA	DataA
DataB			DataB	DataB	DataB	DataB
DataB			DataB	DataB	DataB	DataB
DataB			DataB	DataB	DataB	DataB
DataB			DataB	DataB	DataB	DataB

128b/16B

Each data cell has sufficient data for 2-quantums for 16-exec lanes.
For result data cells, the two returned words must be consecutive in memory

If PE returns multiple result cells, then last cell has TypeAndSpecial End

Some result cells the two data fields can contain {value, offset}, in which case the outStagger field is ignored and all the lane offset fields are wrt outIndex

Result fields options:
{value, value}
{value, offset}

Control Packet :
- Config/Status used to provide status between
- Read Request
- Write Request will use data packet for per exec lane writes
- DMA Request
- Only one outstanding request to each PE (no ID required)

Priority:
0: Control
1: Data

Broadcast:
Use Broadcast bit field
00: mcast group 0
01: mcast group 1
10: unicast PE ID

Lane/core
- used by receiving PE to target lane PAR engine

Stagger
- PAR every nth byte
- Stagger Config Field from array of values
- Stagger value fields are aligned on word boundaries

Payload Type
- type of status
- data type

Pad
- used sure if its needed or can be used

Config/Status

Write Request

DMA Request

Internally run on parallel bus

All other fields fill bus from the left with data always oriented to the right

DMA Data (Do not require ACK)

Inter PE bus(s) used to distribute local values to other PE's memory.
Also used for synchronization.
Note: we will perform PE sync not exec lane sync.

Cell format suggests an interface of 42 bits.
When passing data, the top 10 bits aren't used

External NoC Interface
- 42 bits
- Supports {Type (4), laneId(4), streamId(1), Address(24), Stagger(8), 4/8(1)}

Internal NoC interface
- Type (4)
- laneId (4-bits: 0..15)
- streamId (1-bit: 0,1)
- Data (40-bits: Supports {srcPe(5), mcast(2), mcastBitMaskAddr(32)},{Address(24), Stagger(8)})

If we need to use the inter-PE bus to communicate status such as synchronization, then we might need to make the inter-PE cell size variable

Need to construct a cell from the results of all exec lanes to be transmitted across the PE comm interface

Cell will be ATM-like, with VPI/VCI being a bit field.

Use a 32-bit bus width??

Need to think about a sync mechanism to ensure all local memory is updated - processing steps controlled by main controller?
- all's PE's acknowledge step completion (using write to memory semaphore)?
- with ccs switched the comm path is freed, so send sync message as last packet

Inter-PE Comm Cells

Inter PE Data Packet :
1) as a result of a WU directive
2) as a result of a write or read request
3) DMA request

Read Request

Read Response

Data/Pad

Data

Data

Data

Data

Pad

Data

Data

Data

Data