

EC-252: COMPUTER ARCHITECTURE AND MICROPROCESSORS

Vaskar Raychoudhury

Indian Institute of Technology Roorkee




Instruction Execution with 4 Registers

2

- Memory Address Register (MAR)
 - ▣ Connected to address bus
 - ▣ Specifies address for read or write op
- Memory Buffer Register (MBR)
 - ▣ Connected to data bus
 - ▣ Holds data to write or last data read
- Program Counter (PC)
 - ▣ Holds address of next instruction to be fetched
- Instruction Register (IR)
 - ▣ Holds last instruction fetched

Example of Program Execution


3



Instruction Cycle

4

- Two steps:
 - ▣ Fetch
 - ▣ Execute



Fetch Cycle

5

- Program Counter (PC) holds address of next instruction to fetch
- Processor fetches instruction from memory location pointed to by PC
- Increment PC
 - ▣ Unless told otherwise
- Instruction loaded into Instruction Register (IR)
- Processor interprets instruction and performs required actions

Fetch Sequence

6

- Address of next instruction is in PC
- Address (MAR) is placed on address bus
- Control unit issues READ command
- Result (data from memory) appears on data bus
- Data from data bus copied into MBR
- PC incremented by 1 (in parallel with data fetch from memory)
- Data (instruction) moved from MBR to IR
- MBR is now free for further data fetches


Execute Cycle

7

- Processor-memory
 - ▣ Data transfer between CPU and main memory
- Processor I/O
 - ▣ Data transfer between CPU and I/O module
- Data processing
 - ▣ Some arithmetic or logical operation on data
- Control
 - ▣ Alteration of sequence of operations
 - ▣ e.g. jump
- Combination of above


Instruction Cycle with Indirect

8



Instruction Cycle State Diagram

9




Data Flow (Instruction Fetch)

10

- Depends on CPU design
- In general:
- Fetch
 - ▣ PC contains address of next instruction
 - ▣ Address moved to MAR
 - ▣ Address placed on address bus
 - ▣ Control unit requests memory read
 - ▣ Result placed on data bus, copied to MBR, then to IR
 - ▣ Meanwhile PC incremented by 1

Data Flow (Fetch Diagram)

11



MBR = Memory buffer register
MAR = Memory address register
IR = Instruction register
PC = Program counter


Data Flow (Data Fetch)

12

- IR is examined
- If indirect addressing, indirect cycle is performed
 - ▣ Right most N bits of MBR transferred to MAR
 - ▣ Control unit requests memory read
 - ▣ Result (address of operand) moved to MBR

Data Flow (Indirect Diagram)

13



Data Flow (Execute)

14

- May take many forms
- Depends on instruction being executed
- May include
 - ▣ Memory read/write
 - ▣ Input/Output
 - ▣ Register transfers
 - ▣ ALU operations


Data Flow (Interrupt)

15

- Simple
- Predictable
- Current PC saved to allow resumption after interrupt
- Contents of PC copied to MBR
- Special memory location (e.g. stack pointer) loaded to MAR
- MBR written to memory
- PC loaded with address of interrupt handling routine
- Next instruction (first of interrupt handler) can be fetched

Data Flow (Interrupt Diagram)

16



Prefetch

17


- ❑ Fetch accessing main memory
- ❑ Execution usually does not access main memory
- ❑ Can fetch next instruction during execution of current instruction
- ❑ Called instruction prefetch

Two Stage Instruction Pipeline

18



(a) Simplified view



(b) Expanded view

Improved Performance




19

- But not doubled:
 - ▣ Fetch usually shorter than execution
 - Prefetch more than one instruction?
 - ▣ Any jump or branch means that prefetched instructions are not the required instructions
- Add more stages to improve performance

Pipelining is Natural!


20

- Laundry Example
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes
- Dryer takes 40 minutes
- “Folder” takes 20 minutes



Sequential Laundry


21



- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?

Pipelined Laundry: Start work ASAP

22



□ Pipelined laundry takes 3.5 hours for 4 loads

Pipelining


23

- ❑ Fetch instruction
- ❑ Decode instruction
- ❑ Calculate operands (i.e. EAs)
- ❑ Fetch operands
- ❑ Execute instructions
- ❑ Write result

- ❑ Overlap these operations


Timing Diagram for Instruction Pipeline Operation

24




The Effect of a Conditional Branch on Instruction Pipeline Operation

25



Six Stage Instruction Pipeline

26



Alternative Pipeline Depiction

27

Time ↓

	FI	DI	CO	FO	EI	WO
1	I1					
2	I2	I1				
3	I3	I2	I1			
4	I4	I3	I2	I1		
5	I5	I4	I3	I2	I1	
6	I6	I5	I4	I3	I2	I1
7	I7	I6	I5	I4	I3	I2
8	I8	I7	I6	I5	I4	I3
9	I9	I8	I7	I6	I5	I4
10		I9	I8	I7	I6	I5
11			I9	I8	I7	I6
12				I9	I8	I7
13					I9	I8
14						I9


(a) No branches

	FI	DI	CO	FO	EI	WO
1	I1					
2	I2	I1				
3	I3	I2	I1			
4	I4	I3	I2	I1		
5	I5	I4	I3	I2	I1	
6	I6	I5	I4	I3	I2	I1
7	I7	I6	I5	I4	I3	I2
8	I15					I3
9	I16	I15				
10		I16	I15			
11			I16	I15		
12				I16	I15	
13					I16	I15
14						I16

(b) With conditional branch

Pipelining Lessons

28



- Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload
- Pipeline rate limited by **slowest** pipeline stage
- **Multiple** tasks operating simultaneously using different resources
- Potential speedup = **Number pipe stages**
- Unbalanced lengths of pipe stages reduces speedup
- Time to “**fill**” pipeline and time to “**drain**” it reduces speedup
- Stall for Dependences