
EC-252: COMPUTER ARCHITECTURE AND MICROPROCESSORS

Vaskar Raychoudhury
Indian Institute of Technology Roorkee

Intel 8085 MPU




Case Study: Intel 8085 & Its Busses

- □ The 8085 is an 8-bit general purpose microprocessor that can address 64K Byte of memory.
- □ It has 40 pins and uses +5V for power. It can run at a maximum frequency of 3 MHz.
- Specifications
 - Introduced on: Mar-76
 - No. of transistors: 6,500
 - Bus speed: 2 MHz


			ALCE DOWN
×, 🖂	1 5 5	40	□ vcc
x, 🖂	2	39	HOLD
RESET OUT	3	38	HLDA
SOD	4	37	CLK (OUT)
SID [5	36	RESETIN
TRAP _	6	35	READY
RST 7.5	7	34	IO/M
RST 6.5	8	33	□ s₁
RST 5.5	9	32	RD
INTR [10 8085A	31	□ WR
INTA	11	30	ALE
AD ₀	12	29	□ S _o
AD,	13 = =	28	A 15
^D₂ [14	27	
· AD, [15	26	□ A ₁ ,
AD.	16	25	□ A ₁₂
AD,	17	24	□ A.,
AD,	18	23	☐ A ₁₀
AD,	19	22	□ A.,
v _{ss} \sqsubseteq	20	21	
	8085 Pine	out	

Intel 8085 Pin Configuration

- □ The 8085 pins can be clustered into 6 groups:
 - Address Bus & Data Bus
 - Control and Status Signals
 - ALE, RD', WR', IO/M', S0, S1
 - Power supply and clock frequency
 - Vcc, Vss, X1, X2, CLK(out)
 - Externally Initiated Signals
 - INTR, INTA', RST 7.5/6.5/5.5, TRAP, HOLD, HLDA, READY, RESET-IN', RESET-OUT
 - Serial I/O ports
 - SID, SOD



Intel 8085 CPU Block Diagram



The Address and Data Buses

- □ The address bus has 8 signal lines A8 A15 which are unidirectional.
- □ The other 8 address bits are multiplexed (time shared) with the 8 data bits.
 - So, the bits ADO AD7 are bi-directional and serve as AO A7 and DO D7 at the same time.
 - During the execution of the instruction, these lines carry the address bits during the early part, then during the late parts of the execution, they carry the 8 data bits.
 - In order to separate the address from the data, we can use a latch to save the value before the function of the bits changes.

Demultiplexing AD7-AD0

- From the above description, it becomes obvious that the AD7—AD0 lines are serving a dual purpose and that they need to be demultiplexed to get all the information.
- The high order bits of the address remain on the bus for three clock periods. However, the low order bits remain for only one clock period and they would be lost if they are not saved externally. Also, notice that the low order bits of the address disappear when they are needed most.
- To make sure we have the entire address for the full three clock cycles, we will use an external latch to save the value of AD7—AD0 when it is carrying the address bits. We use the ALE signal to enable this latch.

The Control and Status Signals

- □ There are 4 main control and status signals. These are:
 - ALE: Address Latch Enable. This signal is a pulse that become
 1 when the ADO AD7 lines have an address on them. It
 becomes 0 after that. This signal can be used to enable a
 latch to save the address bits from the AD lines.
 - RD: Read. Active low.
 - WR: Write. Active low.
 - IO/M: This signal specifies whether the operation is a memory operation (IO/M=0) or an I/O operation (IO/M=1)
 - S1 and S0: Status signals to specify the kind of operation being performed
 - mainly used to differentiate between various machine cycles (un-used in small systems)

Cycles and States

- From the above discussion, we can define terms that will become handy later on:
 - T- State: One subdivision of an operation. A T-state lasts for one clock period.
 - An instruction's execution length is usually measured in a number of T-states. (clock cycles).
 - Machine Cycle: The time required to complete one operation of accessing memory, I/O, or acknowledging an external request.
 - This cycle may consist of 3 to 6 T-states.
 - Instruction Cycle: The time required to complete the execution of an instruction.
 - In the 8085, an instruction cycle may consist of 1 to 6 machine cycles.

Machine Cycle Status & Control Signals

	Status			
Machine Cycle	IO/M'	\$1	so	Control Signals
Opcode Fetch	0	1	1	RD' = 0
Memory Read	0	1	0	RD' = 0
Memory Write	0	0	1	WR' = 0
I/O Read	1	1	0	RD' = 0
I/O Write	1	0	1	WR' = 0
Interrupt Acknowledge	1	1	1	INTA' = 0
Halt	Z	0	0	RD'=0, $WR'=Z$
Hold	Z	Х	Х	& INTA' = 1
Reset	Z	Х	Χ	

Frequency Control Signals

- There are 3 important pins in the frequency control group.
 - X0 and X1 are the inputs from the crystal or clock generating circuit.
 - The frequency is internally divided by 2.
 - So, to run the microprocessor at 3 MHz, a clock running at 6 MHz should be connected to the X0 and X1 pins.
 - CLK (OUT): An output clock pin to drive the clock of the rest of the system.
- We will discuss the rest of the control signals as we get to them.

Mnemonic	Op	Description	Mnemonic	Op	Description
ACI n	CE	Add with Carry Immediate	DCX SP	3B	Decrement Stack Pointer
ADC r	8F	Add with Carry	DI	F3	Disable Interrupts
ADC M	8E	Add with Carry to Memory	EI	FB	Enable Interrupts
ADD r	87	Add with carry to memory	HLT	76	Halt
ADD M	86	Add to Memory	IN p	DB	Input
ADI n	C6	Add Immediate	INR r	3 C	Increment
ANA r	A7	AND Accumulator	INR M	3C	Increment Memory
ANA M	A6		INX B	03	Increment BC
	E6	AND Accumulator and Memory AND Immediate	INX D	13	Increment DE
ANI n	CD		INX H	23	Increment HL
CALL a CC a	DC	Call unconditional	INX SP	33	Increment Stack Pointer
CM a	FC	Call on Carry Call on Minus	JMP a	C3	Jump unconditional
CMA	11 12 13 13 12		JC a	DA	Jump on Carry
	2F	Complement Accumulator	JM a	FA	Jump on Minus
CMC	3F	Complement Carry	JNC a	D2	Jump on No Carry
CMP r CMP M	BF	Compare with Warrant	JNZ a	C2	Jump on No Zero
35,000	125. 14	Compare with Memory	JP a	F2	Jump on Plus
CNC a CNZ a	D4 C4	(1) A A A A A A A A A A A A A A A A A A A	JPE a	EA	Jump on Parity Even
CN2 a	F4		JPO a	E2	Jump on Parity Odd
365777.5	10000		JZ a	CA	Jump on Zero
CPE a	EC	Call on Parity Even	LDA a	3A	Load Accumulator direct
CPI n CPO a	FE E4	Compare Immediate	LDAX B	OA	Load Accumulator indirect
	CC	5-10 miles	LDAX D	1A	Load Accumulator indirect
CZ a	100000		LHLD a	2 A	Load HL Direct
DAA	27	T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LXI B, nn	01	Load Immediate BC
DAD B	09	Double Add BC to HL	LXI D, nn	11	Load Immediate DE
DAD D	19		LXI H, nn	21	Load Immediate HL
DAD H	29		10 C C C C C C C C C C C C C C C C C C C	31	Load Immediate Stack Ptr
DAD SP	39	Double Add SP to HL	MOV r1, r2	1200000	
DCR r	3 D		MOV M,r	77	
DCR M	35		MOV r,M	7E	
DCX B	OB		MVI r,n	ЗЕ	Move Immediate
DCX D	1B	GGC 300	MVI M,n	36	
DCX H	2B	Decrement HL	MOP		No Operation

8085 ISA

□ 1-byte instruction

■ MOV C,A

□ ADD B

2-byte instruction

■ MVI A,32H

□ 3-byte instruction

□ LDA 2050H

□ JMP 2085H

Hex-Codes

(4F) => Pass the bowl

(80)

(3E, 32)

(3A, 50, 20) => Order item #3


(C3, 85, 20)

8085 Timing Diagram(s)

- To show communication between the microprocessor and memory during a memory or I/O read or write operation
 - Memory read (opcode/instruction fetch, operand/data fetch)
 - Memory write
 - I/O read
 - □ I/O write

Steps For Fetching an Instruction


- Lets assume that we are trying to fetch the instruction at memory location 2005. That means that the program counter is now set to that value.
 - The following is the sequence of operations:
 - The program counter places the address value on the address bus and the controller issues a RD signal.
 - The memory's address decoder gets the value and determines which memory location is being accessed.
 - The value in the memory location is placed on the data bus.
 - The value on the data bus is read into the instruction decoder inside the microprocessor.
 - After decoding the instruction, the control unit issues the proper control signals to perform the operation.



Timing Signals For Fetching an Instruction

- Now, lets look at the exact timing of this sequence of events as that is extremely important
 - At T1, the high order 8 address bits (20H) are placed on the address lines A8 A15 and the low order bits are placed on AD7–AD0. The ALE signal goes high to indicate that AD0 AD8 are carrying an address. At exactly the same time, the IO/M signal goes low to indicate a memory operation.
 - At the beginning of the T2 cycle, the low order 8 address bits are removed from AD7— AD0 and the controller sends the Read (RD) signal to the memory. The signal remains low (active) for two clock periods to allow for slow devices. During T2, memory places the data from the memory location on the lines AD7— AD0.
 - During T3 the RD signal is Disabled (goes high). This turns off the output Tristate buffers in the memory. That makes the AD7- AD0 lines go to high impedence mode.

Memory Read Machine Cycle of 8085




Input and Output Instructions

- OUT 01H
 - □ 2050 D3
 - **2051** 01
- □ IN 84H
 - □ 2065 DB
 - **2066** 84
- □ How to draw their timing diagrams?

I/O Read Cycle of 8085

□ Can you draw it ??


I/O Write Cycle of 8085



Opcodes for 8085


A CONTRACTOR OF STREET, AND ADDRESS OF STREET		Move register to register
A CONTRACTOR OF THE CONTRACTOR		Move register to Memory
MOV r,M	7E	Move Memory to register
MVI r,n	3 E	Move Immediate
MVI M,n	36	Move Immediate to Memory
NOP	00	No Operation

- □ 2000H 3EH (hex-code for opcode MVI)
- □ 2001H 32H (data value)



Timing Diagram for STA 526AH

Address	Mnemonics	Op cod e
41FF	STA 526A _H	32 _H
4200		бА _Н
4201		52 _H



Timing Diagram for IN C0H

Address	Mnemonics	Op cod e
4125	IN CO _H	DBH
4126		${ m C0_{H}}$

