


EC-252: COMPUTER ARCHITECTURE AND MICROPROCESSORS

Vaskar Raychoudhury

Indian Institute of Technology Roorkee




Intel 8085 MPU



Case Study: Intel 8085 & Its Busses

3

- The 8085 is an **8-bit general purpose** microprocessor that can address **64K Byte of memory**.
- It has **40 pins** and uses +5V for power. It can run at a **maximum frequency of 3 MHz**.
- Specifications
 - ▣ Introduced on: Mar-76
 - ▣ No. of transistors: 6,500
 - ▣ Bus speed: 2 MHz




8085 Pinout

Intel 8085 Pin Configuration


5

- The 8085 pins can be clustered into 6 groups:
 - ▣ Address Bus & Data Bus
 - ▣ Control and Status Signals
 - ALE, RD', WR', IO/M', S0, S1
 - ▣ Power supply and clock frequency
 - V_{CC} , V_{SS} , X1, X2, CLK(out)
 - ▣ Externally Initiated Signals
 - INTR, INTA', RST 7.5/6.5/5.5, TRAP, HOLD, HLDA, READY, RESET-IN', RESET-OUT
 - ▣ Serial I/O ports
 - SID, SOD



Intel 8085 CPU Block Diagram

7



The Address and Data Buses

8

- The address bus has 8 signal lines **A8 – A15** which are **unidirectional**.
- The other 8 address bits are **multiplexed** (time shared) **with the 8 data bits**.
 - So, the bits **AD0 – AD7** are **bi-directional** and serve as **A0 – A7** and **D0 – D7** at the same time.
 - During the execution of the instruction, these lines carry the address bits during the early part, then during the late parts of the execution, they carry the 8 data bits.
 - In order to separate the address from the data, we can use a latch to save the value before the function of the bits changes.

Demultiplexing AD7-AD0

9

- ❑ From the above description, it becomes obvious that the **AD7–AD0** lines are serving a **dual purpose** and that they need to be demultiplexed to get all the information.
- ❑ The **high order bits** of the address remain on the bus for **three clock periods**. However, the **low order bits** remain for **only one clock period** and they would be lost if they are not saved externally. Also, notice that the **low order bits** of the address **disappear** when they are needed most.
- ❑ To make sure we have the entire address for the full three clock cycles, we will use an **external latch** to save the value of AD7–AD0 when it is carrying the address bits. We use the **ALE** signal to enable this latch.

The Control and Status Signals

10

- There are 4 main **control** and **status** signals. These are:
 - **ALE: Address Latch Enable**. This signal is a pulse that become 1 when the **AD0 – AD7** lines have an **address** on them. It becomes 0 after that. This signal can be used to enable a latch to save the address bits from the AD lines.
 - **RD: Read. Active low.**
 - **WR: Write. Active low.**
 - **IO/M**: This signal specifies whether the operation is a **memory operation** (**IO/M=0**) or an **I/O operation** (**IO/M=1**)
 - **S1 and S0** : Status signals to specify the **kind of operation** being performed
 - mainly used to differentiate between various **machine cycles** (un-used in small systems)

Cycles and States

11

- From the above discussion, we can define terms that will become handy later on:
 - ▣ **T- State:** One subdivision of an operation. A T-state lasts for one clock period.
 - An instruction's execution length is usually measured in a number of T-states. (clock cycles).
 - ▣ **Machine Cycle:** The time required to complete one operation of accessing memory, I/O, or acknowledging an external request.
 - This cycle may consist of 3 to 6 T-states.
 - ▣ **Instruction Cycle:** The time required to complete the execution of an instruction.
 - In the 8085, an instruction cycle may consist of 1 to 6 machine cycles.

Machine Cycle Status & Control Signals

12

	Status			
Machine Cycle	IO/M'	S1	S0	Control Signals
Opcode Fetch	0	1	1	RD' = 0
Memory Read	0	1	0	RD' = 0
Memory Write	0	0	1	WR' = 0
I/O Read	1	1	0	RD' = 0
I/O Write	1	0	1	WR' = 0
Interrupt Acknowledge	1	1	1	INTA' = 0
Halt	Z	0	0	RD'=0, WR' = Z & INTA' = 1
Hold	Z	X	X	
Reset	Z	X	X	

Frequency Control Signals

13

- There are 3 important pins in the frequency control group.
 - ▣ X0 and X1 are the inputs from the crystal or clock generating circuit.
 - The frequency is internally divided by 2.
 - So, to run the microprocessor at 3 MHz, a clock running at 6 MHz should be connected to the X0 and X1 pins.
 - ▣ CLK (OUT): An output clock pin to drive the clock of the rest of the system.
- We will discuss the rest of the control signals as we get to them.

Mnemonic	Op	Description	Mnemonic	Op	Description
ACI n	CE	Add with Carry Immediate	DCX SP	3B	Decrement Stack Pointer
ADC r	8F	Add with Carry	DI	F3	Disable Interrupts
ADC M	8E	Add with Carry to Memory	EI	FB	Enable Interrupts
ADD r	87	Add	HLT	76	Halt
ADD M	86	Add to Memory	IN p	DB	Input
ADI n	C6	Add Immediate	INR r	3C	Increment
ANA r	A7	AND Accumulator	INR M	3C	Increment Memory
ANA M	A6	AND Accumulator and Memory	INX B	03	Increment BC
ANI n	E6	AND Immediate	INX D	13	Increment DE
CALL a	CD	Call unconditional	INX H	23	Increment HL
CC a	DC	Call on Carry	INX SP	33	Increment Stack Pointer
CM a	FC	Call on Minus	JMP a	C3	Jump unconditional
CMA	2F	Complement Accumulator	JC a	DA	Jump on Carry
CMC	3F	Complement Carry	JM a	FA	Jump on Minus
CMP r	BF	Compare	JNC a	D2	Jump on No Carry
CMP M	BF	Compare with Memory	JNZ a	C2	Jump on No Zero
CNC a	D4	Call on No Carry	JP a	F2	Jump on Plus
CNZ a	C4	Call on No Zero	JPE a	EA	Jump on Parity Even
CP a	F4	Call on Plus	JPO a	E2	Jump on Parity Odd
CPE a	EC	Call on Parity Even	JZ a	CA	Jump on Zero
CPI n	FE	Compare Immediate	LDA a	3A	Load Accumulator direct
CPO a	E4	Call on Parity Odd	LDAX B	0A	Load Accumulator indirect
CZ a	CC	Call on Zero	LDAX D	1A	Load Accumulator indirect
DAA	27	Decimal Adjust Accumulator	LHLD a	2A	Load HL Direct
DAD B	09	Double Add BC to HL	LXI B,nn	01	Load Immediate BC
DAD D	19	Double Add DE to HL	LXI D,nn	11	Load Immediate DE
DAD H	29	Double Add HL to HL	LXI H,nn	21	Load Immediate HL
DAD SP	39	Double Add SP to HL	LXI SP,nr	31	Load Immediate Stack Ptr
DCR r	3D	Decrement	MOV r1,r2	7F	Move register to register
DCR M	35	Decrement Memory	MOV M,r	77	Move register to Memory
DCX B	0B	Decrement BC	MOV r,M	7E	Move Memory to register
DCX D	1B	Decrement DE	MVI r,n	3E	Move Immediate
DCX H	2B	Decrement HL	MVI M,n	36	Move Immediate to Memory
			NOP	00	No Operation

8085 ISA

15

□ 1-byte instruction

□ MOV C,A

□ ADD B

Hex-Codes

(4F) => Pass the bowl

(80)

□ 2-byte instruction

□ MVI A,32H

(3E, 32)

□ 3-byte instruction

□ LDA 2050H

(3A, 50, 20) => Order item #3

□ JMP 2085H

(C3, 85, 20)

8085 Timing Diagram(s)


16

- To show communication between the microprocessor and memory during a memory or I/O read or write operation
 - ▣ Memory read (opcode/instruction fetch, operand/data fetch)
 - ▣ Memory write
 - ▣ I/O read
 - ▣ I/O write

Steps For Fetching an Instruction

17

- Lets assume that we are trying to fetch the instruction at memory location 2005. That means that the program counter is now set to that value.
 - ▣ The following is the sequence of operations:
 - The program counter places the address value on the address bus and the controller issues a RD signal.
 - The memory's address decoder gets the value and determines which memory location is being accessed.
 - The value in the memory location is placed on the data bus.
 - The value on the data bus is read into the instruction decoder inside the microprocessor.
 - After decoding the instruction, the control unit issues the proper control signals to perform the operation.




Timing Signals For Fetching an Instruction

19

- Now, let's look at the exact timing of this sequence of events as that is extremely important
 - At **T1**, the **high order 8 address bits** (20H) are placed on the address lines **A8 – A15** and the **low order bits** are placed on **AD7–AD0**. The **ALE** signal goes high to indicate that AD0 – AD8 are carrying an **address**. At exactly the same time, the **IO/M** signal goes low to indicate a **memory** operation.
 - At the beginning of the **T2** cycle, the **low order 8 address bits** are removed from **AD7–AD0** and the controller sends the Read (**RD**) signal to the memory. The signal remains low (active) for **two clock periods** to allow for slow devices. During T2, memory places the **data** from the memory location on the lines **AD7–AD0**.
 - During **T3** the **RD** signal is Disabled (goes high). This turns off the output Tri-state buffers in the memory. That makes the **AD7–AD0** lines go to **high impedance mode**.

Memory Read Machine Cycle of 8085

20



Input and Output Instructions

- OUT 01H

- 2050 D3

- 2051 01

- IN 84H

- 2065 DB

- 2066 84

- How to draw their timing diagrams?


I/O Read Cycle of 8085

22

- Can you draw it ??

I/O Write Cycle of 8085

23




Opcodes for 8085

24

MOV r1, r2	7F	Move register to register
MOV M, r	77	Move register to Memory
MOV r, M	7E	Move Memory to register
MVI r, n	3E	Move Immediate
MVI M, n	36	Move Immediate to Memory
NOP	00	No Operation


- 2000H 3EH (hex-code for opcode MVI)
- 2001H 32H (data value)



Timing Diagram for STA 526AH

26

Address	Mnemonics	Op code
41FF	STA 526AH	32H
4200		6AH
4201		52H



Timing Diagram for IN C0H

28

Address	Mnemonics	Op code
4125	IN C0H	DBH
4126		C0H

