



For iq a buffer. for empty stone control?


- 1. Basic Functionality
 - O Issue quem
 - 3 Hozard cheek
- 2. Basic Blocks


a. Issue queve




b. Hazard Checker








c. control logic



Stage 2 DECOPE (1)

- 1. Basic Functionality
 - 1 Decode
 - @ Access Register File
 - 3 Branch control
- 2. Basic Blocks.
 - O Ctrl. (combinational)
 - a. input and output interfaces



Stage 2 DEWDE (2)

if (LD)

instri-decode-i(16~20) -> instri-source1.

× × × -> instri-source2.

instri-decode-i(21~25)-> instri-des.

if (SD)


instri-decode-i(16~20) -> instri-source1

instri-decode-i(21~25) -> instri-source2

×××× -> instri-des.

3 Register File.

a, input a output interfaces





16 entries.

b. micro architecture.

Stage 2 DECODE (4)


3 branch control unit.





bid 6 bits.
What if # branches
> 64?

b. microarchitecture



- @ if equal; output O.
- 3 if more than I branches mispredict, use priority encoder to choose the first mispredicted branch, set flush signal and flush all the instructions after that branch.

Stage 3 EXECUTION

- 1. Basic Functionality.
 - O For LD/SD instructions, add the imm and the source to get the memory address
 - For ADD instructions, add the data from two source registers to get the result for the destination register.
 - To speculate the branch, store the data, corresponding destination and branch id. After a branch is resolved, if it predicted correctly, the data can be committed, otherwise these data should be flushed.
- 2. Basic Blocks.

O ALU

27 pipeline
expeption.

if over flow.

Shotdown

Stage 3 (2)

3 Buffer.

a. Input a output interfaces.

instri-des

BUFFER

instri-data

instri-bid

bid

bid

bid