



*bne LD/SD in order issue may send more than 32 bits
 branchid (6 bits)*
Potentially four destination regs are also sent and bid
do we need to deal with overflow?





For iq a buffer.

full, empty

PC

stay control?

Stage 1 (ISSUE)


(1)

1. Basic Functionality

- ① Issue queue
- ② Hazard check

2. Basic Blocks




a. Issue queue



Stage 1


(2)

b. Hazard Checker



Stage 1 (3)

C. control logic



Stage 2 DECODE (1)


1. Basic Functionality

- ① Decode
- ② Access Register File
- ③ Branch control

2. Basic Blocks

① Ctrl. (combinational)

a. input and output interfaces



b. basic logic

if (ADD) $i=1, 2, 3, 4$

$\text{instr } i - \text{decode} - i (16 \sim 20) \rightarrow \text{instr } i - \text{source} 1$

$\text{instr } i - \text{decode} - i (0 \sim 5) \rightarrow \text{instr } i - \text{source} 2$

$\text{instr } i - \text{decode} - i (21 \sim 25) \rightarrow \text{instr } i - \text{des}$

if (BNE)

$\text{instr } i - \text{decode} - i (16 \sim 20) \rightarrow \text{instr } i - \text{source} 1$

$\text{instr } i - \text{decode} - i (21 \sim 25) \rightarrow \text{instr } i - \text{source} 2$

$x \ x \ x \rightarrow \text{instr } i - \text{des}$

Stage 2 DECODE (2)

if (LD)

instr_i-decode-i(16~20) → instr_i-source1.

x x x → instr_i-source2.

instr_i-decode-i(21~25) → instr_i-des.

if (SD)


instr_i-decode-i(16~20) → instr_i-source1

instr_i-decode-i(21~25) → instr_i-source2

x x x x → instr_i-des.

② Register File

a. input & output interfaces



16 entries.


Stage 2 (3)

b. micro architecture.

Stage 2 DECODE (4)


③ branch control unit.

a. input and output interfaces.



bid 6 bits.
What if #branches
> 64?

b. microarchitecture



① if instr_i is not a branch, let these data bits 0. branch not taken, predict correctly.

② if equal, output 0.

③ if more than 1 branches mispredict, use priority encoder to choose the first mispredicted branch, set flush signal and flush all the instructions after that branch.


Stage 3 EXECUTION

1. Basic Functionality.

- ① For LD/SD instructions, add the imm and the source to get the memory address
- ② For ADD instructions, add the data from two source registers to get the result for the destination register.
- ③ To speculate the branch, store the data, corresponding destination and branch id. After a branch is resolved, if it predicted correctly, the data can be committed, otherwise these data should be flushed.

2. Basic Blocks.

① ALU



~~#1~~ pipeline
exception.
if overflow shutdown

Stage 3 (2)

② Buffer.

a. Input & output interfaces.

