


$i=1,2,3,4.$



# Stage 1 (ISSUE)


(1)

## 1. Basic Functionality

- ① Issue queue
- ② Hazard check


## 2. Basic Blocks

### a. Issue queue



Control signal


The issue queue has 16 entries. It contains several parts.




# Stage 1

(2)

## b. Hazard Checker




in 1





# Stage 1 (3)

c. control logic



Truth Table:

Entry Select


3-bit feedback	selected entries
0 0 0	1, 2, 3, 4
0 0 1	2, 3, 4, 5
0 1 0	1, 3, 4, 5
0 1 1	3, 4, 5, 6
1 0 0	1, 2, 4, 5
1 0 1	2, 4, 5, 6
1 1 0	1, 4, 5, 6
1 1 1	4, 5, 6, 7

# Stage 1 (4)

Shift Control

entry	1	2	3	rest
0	1	1	1	1
1	0	2	2	2
2	1	0	2	2
3	0	0	3	3
4	1	0	0	3
5	0	2	0	3
6	1	0	0	3
7	0	0	0	4

d. Put it all together.



## Stage 2 DECODE (1)


### 1. Basic Functionality

- ① Decode
- ② Access Register File
- ③ Branch control

### 2. Basic Blocks.

#### ① Ctrl. (combinational)

a. input and output interfaces



b. basic logic

if (ADD)  $i=1, 2, 3, 4$

$\text{instr } i - \text{decode} - i (16 \sim 20) \rightarrow \text{instr } i - \text{source} 1$

$\text{instr } i - \text{decode} - i (0 \sim 5) \rightarrow \text{instr } i - \text{source} 2$

$\text{instr } i - \text{decode} - i (21 \sim 25) \rightarrow \text{instr } i - \text{des}$

if (BNE)

$\text{instr } i - \text{decode} - i (16 \sim 20) \rightarrow \text{instr } i - \text{source} 1$

$\text{instr } i - \text{decode} - i (21 \sim 25) \rightarrow \text{instr } i - \text{source} 2$

$\text{instr } i - \text{decode} - i (26 \sim 31) \rightarrow \text{instr } i - \text{des}$

## Stage 2 DECODE (2)

if (LD)

instr<sub>i</sub>-decode-i(16~20) → instr<sub>i</sub>-source1.

x x x

→ instr<sub>i</sub>-source2.

instr<sub>i</sub>-decode-i(21~25) → instr<sub>i</sub>-des.

if (SD)

instr<sub>i</sub>-decode-i(16~20) → instr<sub>i</sub>-source1


instr<sub>i</sub>-decode-i(21~25) → instr<sub>i</sub>-source2

x x x x

→ instr<sub>i</sub>-des.

## ② Register File

a. input & output interfaces




16 entries.




## Stage 2 <sup>3</sup> DECODE (4)

### ③ branch control unit.

a. input and output interfaces.



b. microarchitecture



① if instr<sub>i</sub> is not a branch, set these data bits 0. branch not taken, predict correctly.

② if equal, output 0.

③ if more than 1 branches mispredict, use priority encoder to choose the first mispredicted branch, set flush signal and flush all the instructions after that branch.


# Stage 3 EXECUTION

## 1. Basic Functionality.

- ① For LD/SD instructions, add the imm and the source to get the memory address
- ② For ADD instructions, add the data from two source registers to get the result for the destination register.
- ③ To speculate the branch, store the data, corresponding destination and branch id. After a branch is resolved, if it predicted correctly, the data can be committed, otherwise these data should be flushed.

## 2. Basic Blocks.

### ① ALU



# Stage 3 (2)

## ② Buffer.

a. input & output interfaces.

$i=1,2,3,4.$

