



Principles of Pipelining

Basic Computer Architecture

Outline

- * Overview of Pipelining
- * A Pipelined Data Path
- * Pipeline Hazards
- * Pipeline with Interlocks
- * Forwarding
- * Performance Metrics
- * Interrupts/ Exceptions




mop

Up till now

- * We have designed a processor that can execute all the SimpleRisc Instructions
- * We have look at two styles :
 - * With a hardwired control unit ✓
 - * Microprogrammed control unit ✓
 - * Microprogrammed data path
 - * Microassembly Language
 - * Microinstructions

Designing Efficient Processors


- * **Microprogrammed** processors are much slower than **hardwired** processors
- * Even **hardwired** processors
 - * Have a lot of **waste** !!!
 - * We have 5 stages.
 - * What is the IF stage doing, when the MA stage is active ?
 - * **ANSWER** : It is **idling**



The Notion of Pipelining

- * Let us go back to the **car assembly line**
 - * Is the **engine shop** idle, when the **paint shop** is painting a car ?
 - * **NO** : It is building the engine of another car
 - * When this engine goes to the body shop, it builds the engine of another car, and **so on**
 - * **Insight** :
 - * **Multiple cars** are built at the same time.
 - * A car **proceeds** from one stage to the next

Pipelined Processors



* Each instruction proceeds from one stage to the next

* This is known as **pipelining**



Handwritten blue annotations on the left side of the slide:


$$\frac{N}{T} = \frac{5N}{5T}$$
$$\frac{N}{T/5}$$

Advantages of Pipelining

- * We keep all parts of the data path, busy all the time
- * Let us assume that all the 5 stages do the same amount of **work**
 - * **Without** pipelining, every **T** seconds, an instruction completes its **execution**
 - * **With** pipelining, every **T/5** seconds, a new instruction completes its **execution**

Design of a Pipeline

* Splitting the Data Path




- * We divide the data path into 5 parts : IF, OF, EX, MA, and RW

* Timing


- * We insert latches (pipeline registers) between consecutive stages
- * 4 Latches → IF-OF, OF-EX, EX-MA, and MA-RW
- * At the negative edge of a clock, an instruction moves from one stage to the next

Pipelined Data Path with Latches



- * Add a latch between subsequent stages.

- * Triggered by a negative clock edge




The Instruction Packet

- * What travels between stages ?

- * **ANSWER** : the instruction packet


- * Instruction Packet

- * Instruction contents ✓
 - * Program counter ✓
 - * All intermediate results ✓
 - * Control signals ✓
- 
- A diagram consisting of two red vertical brackets. The left bracket groups the first three items: 'Instruction contents', 'Program counter', and 'All intermediate results'. The right bracket groups the last two items: 'All intermediate results' and 'Control signals'.



- * Every instruction moves with its entire state, no interference between instructions

Outline

- * Overview of Pipelining
- * A Pipelined Data Path
- * Pipeline Hazards
- * Pipeline with Interlocks
- * Forwarding
- * Performance Metrics
- * Interrupts/ Exceptions





IF Stage





- * Instruction contents saved in the **instruction** field

OF Stage





* **A, B** → ALU Operands, **op2** (store operand),
control (set of all control signals)

EX Stage



- * **aluResult** → result of the ALU Operation
- * **op2, control, pc, instruction** (passed from OF-EX)

MA Stage



- * **ldResult** → result of the load operation
- * **aluResult, control, pc, instruction** (passed from EX-MA)

RW Stage

