

ACOL216: Tutorial 8

Date: April 6, 2026

1. Consider a single address field format used for branch control logic. Assume that the control word is 64 bits wide. The control portion of the micro-instruction format is divided into two fields. A micro-operation field of 24 bits specifies the micro-operations to be performed. An address selection field specifies a condition, based on the flags, that will cause a micro-instruction branch. There are 16 flags. How many bits are there in address bits? If it has a byte oriented memory then what is the size of the memory?
2. Consider a CPU with 128 instructions in the instruction sets, and each operation requires 8 cycles to finish. If 60 control signals are needed to be generated control units and if signal address field format is used, What is the minimum size of control word in the Horizontal microprogrammed control unit?
3. Consider a hypothetical control unit, which supports 512 bytes of control word memory. If the control word is 20 bits long and hardware contains 4 flags and supports 16 branch conditions, what is the maximum number of control signals that can be generated at a time using horizontal micro-programming and vertical micro-programming respectively?
4. Consider a microprogrammed control unit supports 7 different mutual exclusive groups of control signal as given below:

Control Groups	Group 1	Group 2	Group 3	Group 4	Group 5	Group 6	Group 7
Control Signals	2	10	4	1	18	23	6

Now what is the minimum number of control bits required in both horizontal and vertical microprogrammings?