

MG51 Series BSP User Guide

Based on

Keil uVision5 and PK51 Development Kit V9.52 IAR Embedded Workbench 8051 V10.10.1 NuEclipse_Windows (For NuMicro 8051) V1.02.022 For NuMicro® 8051 Family

Directory Information

Please extract the "MG51_Series_BSP_V1.01.000.zip" file firstly and confirm the following content of this BSP folder.

| MG51 | BSP for MG51 Series. |
|------|--|
| | Up to 32KB/16KB Flash APROM share with 4KB LDROM |
| | 256 Byte RAM, 1024 Byte XRAM |
| | In TSSOP20 & QFN20 package |

Each folder listed above with following content folders

| Document\ | Driver reference manual and revision history. |
|-------------|---|
| Library\ | Device driver header and source files. |
| SampleCode\ | Driver sample code. |



The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design.

Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com



1 .\Document\

Nuvoton_MG51_Series_ BSP_Revision_History.p df This document shows the revision history of MG51 BSP for KEIL/IAR/NuEclipse.



2 .\Library\

| Device\ | MG51 Device header file |
|------------|--|
| Startup\ | A51 startup file and executable file |
| StdDriver\ | All peripheral driver header and source files. |



3 .\SampleCode\

| ISP\ | Standard ISP bootloader source code for ISP programmer. | |
|------------------|---|--|
| PowerManagement\ | The power consumption setting samples. | |
| RegBased\ | Demonstrate the usage of MG51 series MCU peripheral drive A project template for MG51 series MCU. | |
| Template\ | | |



4 .\SampleCode\ISP

| ISP_I2C | In alignment with the Nuvoton Standard ISP Programmer Tool protocol, ISP standard example executed through the I2C communication port, primarily for writing to LDROM. |
|-----------|--|
| ISP_UART0 | In alignment with the Nuvoton Standard ISP Programmer Tool protocol, ISP standard example executed through the UART0 communication port, primarily for writing to LDROM. |
| ISP_UART1 | In alignment with the Nuvoton Standard ISP Programmer Tool protocol, ISP standard example executed through the UART1 communication port, primarily for writing to LDROM. |



5 .\SampleCode\PowerManagement

| Idle_Current | The MG51 series features a sample program designed to run in idle mode, allowing for the measurement of power consumption in this state. |
|----------------------|--|
| PowerDown_MinCurrent | A sample program for the MG51 series is configured to operate in Power Down mode, facilitating the measurement of power consumption in this specific state. It's worth noting that the power consumption value attained in Power Down mode represents the lowest achievable power consumption state for the MG51 series. |



6 .\SampleCode\RegBased

| Calculate the real V _{DD} value of the device system based on the difference between the pre-stored ADC conversion result values when V _{DD} is 3.072V and the system converted bandgap value. Example of ADC compare mode: When the CONFIG is setting to comparison mode 0, the conditions for generating comparison interrupts mirror those of the N76E003 series product feature. Example of ADC compare mode: When the CONFIG is setting to comparison mode 0, the conditions for generating comparison mode 0, the conditions for generating setting to comparison mode 0, the conditions for generating |
|---|
| setting to comparison mode 0, the conditions for generating comparison interrupts mirror those of the N76E003 series product feature. Example of ADC compare mode: When the CONFIG is setting to comparison mode 0, the conditions for generating |
| setting to comparison mode 0, the conditions for generating |
| ADC_Compare_Mode1 comparison interrupts mirror those of the MS51 series product feature. This mode is also the default mode. |
| ADC_GPIO _Trig Demonstrate how to use GPIO to start ADC initial setting and show the conversion result in ADCRH and ADCRL register. |
| ADC_Multi_channel Demonstrate how to regularly sample from different ADC input channel. |
| ADC_PWM_Trig Demonstrate how to use each of PWM timer period timeout to trigger ADC conversion. |
| ADC_Simple Start ADC conversion by triggering ADCS bit [ADCCON0.6] and check the flag register ADCF bit [ADCCON0.7] to confirm if a conversion is finished. |
| Call the library fie "sys.c" to modify system setting as 16 MHz or 24 MHz and check clock out pin to confirm if Fsys is modified. The MG51 HIRC can be selected within 16 MHz or 24 MHz. |
| Change the MG51 system clock from HIRC to external clock initial setting. The MG51 external clock input ranges from 4 MHz to 24 MHz. |
| Change the MG51 system clock from HIRC to LIRC initial setting. The MG51 internal LIRC value is 10 khz. Please note that all simulation runs in this mode will become very slow. |
| |



| GPIO_Input_Output | Toggle each MG51 GPIO pin output from high to low after 200ms delay. |
|--------------------------------|--|
| GPIO_Pin_Interrupt | GPIO pin interrupt example: Utilize the PIT interrupt vector for response. Demonstrate how to wake up MG51 from Power-down mode through external interrupt input by enabling MG51 pin interrupt function. |
| I2C_EEPROM_Master_Interrupt | Show how to use MG51 as master to read external connect EEPROM by I2C bus. As master, use interrupt to read. |
| I2C_EEPROM_Master_Polling | Show how to use MG51 as master to read external connect EEPROM by I2C bus. The master uses segmented polling to complete the entire process. |
| I2C_Master | Combine it with the I2C_Slave project to create a comprehensive I2C transmission master/slave protocol integration. |
| I2C_Slave | Combine it with the I2C_Master project to create a comprehensive I2C transmission master/slave protocol integration. |
| IAP_AP_program_AP | Demonstrate how MG51 APROM is used as Data Flash to implement erase / program / read verify function. All APROM memory can be used as Data Flash. |
| IAP_AP_program_LD | Demonstrate how MG51 IAP runs in APROM to program LDROM and implement erase / program / read verify function. User first needs to confirm if the LDROM is enabled through CONFIG setting. |
| IAP_Dataflash_EEPROM | Simulate Data Flash (APROM) as EEPROM mode by calling the library file "eeprom.c". This process includes copy one page of Data Flash values in RAM, modify data, erase Data Flash, then copy new values from RAM to Data Flash. |
| IAP_Dataflash_EEPROM_ SPROM | Simulate SPROM as EEPROM mode by calling the library file "eeprom_sprom.c". This process includes copy one page of Data Flash values in RAM, modify data, erase Data Flash, then copy new values from RAM to Data Flash. |
| IAP_LD_Program_AP | Demonstrate how MG51 IAP runs in LDROM to program APROM and implement erase / program / read verify function. |
| IAP_program_CONFIG | Demonstrate using MG51 IAP command to modify CONFIG bytes. |



| IAP_Read_UCID | Demonstrate using MG51 IAP command to read the unique customer ID (UCID). Only for customer special order MG51 MCU. One UCID is only for one customer. |
|--------------------------|---|
| IAP_Read_UID | Demonstrate using MG51 IAP command to read the Unique code of MG51. The UID value of each MG51 is different. |
| INT0_Ext_Interrupt | Perform MG51 external interrupt pin INT0 enabled initial setting. |
| INT1_Ext_Interrupt | Perform MG51 external interrupt pin INT1 enabled initial setting. |
| Interrupt_ISR_all | List all interrupt sector in the library file "isr.c". Call this file to implement interrupt subroutine. |
| PWM0_DeadTime | Configure PWM as Complementary mode. Control 3 pairs output, set each 2 channel PWM output as same duty and insert dead time. |
| PWM0_Independent_Relo ad | Configure PWM as independent mode. Each PWM channel outputs independently and each PWM channels output with different duty and interrupt enabled. |
| PWM0_Synchronous | Configure PWM as Synchronous mode. Each PWM0 channel 0/2/4 outputs different duty and PWM0 channel 1/3/5 duty following 0/2/4 setting. |
| SPI_Flash_Read_Write | Connect MG51 with W25Q16BV SPI Flash and set it as master to read and write data sample code. |
| SPI_Master | Combine it with the SPI_Slave_Interrupt or SPI_Slave_Polling project to create a comprehensive SPI transmission master/slave protocol integration. |
| SPI_Slave_Interrupt | Combine it with the SPI_master project to create a comprehensive SPI transmission master/slave protocol integration. SPI slave use interrupt subroutine to return value to master |
| SPI_Slave_Polling | Combine it with the SPI_master project to create a comprehensive SPI transmission master/slave protocol integration. SPI slave use polling wait flag to return value to master |
| Timer0_Interrupt | Call the library file "timer.c" for timer 0, reloading the delay settings with interrupt enablement according to the initial configuration. |



| Call the library file "timer.c" for timer 1, reloading the delay settings with interrupt enablement according to the initial configuration. |
|--|
| Configure Timer 2 as one channel input capture with interrupt enabled initial setting. Timer 2 capture interrupt vector is different to the Timer 2 overflow interrupt. |
| Configure Timer 2 as auto reload delay setting with interrupt enabled initial setting. |
| Configure Timer 3 as auto reload mode initial setting and interrupt enabled. |
| Configure UART0 transfer including transmit and receive with interrupt enabled. |
| Loop transmit from UART0 TXD pin initial setting with printf function API. |
| Configure UART1 transmit and receive initial setting and enable interrupt subroutine. |
| Special include putchar.c or sdcc_stdio.c for printf function redirection to UART1 TXD pin. initial setting with printf function API. |
| Enable wake-up timer with interrupt function. Main loop enters Power-down mode after initial setting, and once WKT timeout, MG51 will wake up and then jump into interrupt subroutine to toggle GPIO output. |
| Demonstrate Watchdog Timer (WDT) initial setting with interrupt enabled and Watchdog Timer reset function disabled. The WDT counter overflow will jump into WDT interrupt subroutine. |
| Demonstrate Watchdog Timer (WDT) initial setting with reset function enabled in CONFIG. |
| |

Based on the features of the different products these projects is not necessarily included in folder ..\SampleCode\RegBased .



1 REVISION HISTORY

| Date | Revision | Description |
|------------|----------|--|
| 2023.05.23 | 1.00 | Initial release. |
| 2023.10.23 | 1.01 | Collaborate with the MG51 BSP to consolidate KEIL/IAR/NuEclipse projects into a unified package for publication. |



Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.