MachX02 Development Board

Variant: Evaluation

2025-05-23 **Rev 1.0**

Page	Index	Page	Index	Page	Index	Page	Index	
• • • •	• • • • • • • • • • • • •	• • • •	• • • • • • • • • • • • •	• • • •	• • • • • • • • • • • • •	• • • •	• • • • • • • • • • • • •	
1	Cover Page	11		21		31		
2	Block Diagram	12		22		32		В
3	Project Architecture	13		23		33		
4	USB Power & PoL	14		24		34		
5	FPGA Power & Decoupling	15		25		35		H
6	FPGA IO	16		26		36		
7	Debug	17		27		37		
8	Power-Sequencing	18		28		38		С
9	Revision History	19		29		39		
10		20		30		40		

TOP VIEW

3D render of your PCB here (Top

BOTTOM VIEW

3D render of your PCB here (Bottom View)

NOTES

Add a comment here

Not fitted components are marked as X



DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There shouldn't be any mistakes. Contact the engineer if you find any.

RELEASED - A board with this schematic has been sent to production.

Evaluation 2025-06

DESIGN CONSIDERATIONS


DESIGN NOTE: Example text for informational design DESIGN NOTE: Example text for debug notes.

Example text for cautionary design **Example text for** critical design notes.

LAYOUT NOTE: **Example text for** critical layout

ucas Wilch		
Sheet: /		
ile: machxo2	_design_kicad.kicad_sch	
Title: Cove	r Page	
Size: A3	Date: Last Modified Date	Rev: 1.0
(iCad E.D.A. 9	9.0.2	ld: 1/10
	7	8


[2] Block Diagram




Target specifications:

Input voltage:	4 - 5.5 V
$5\mathbf{V}$	5V, 3A
3V3	3.3V, 1A
IO Level	3.3V

ucas Wilch				
Sheet: /Block Di				
ʻile: Block Diagr	am.kicad_sch			
Title: Block	Diagram			
Size: A3	Date: Last Modified Date	Rev: 1.0		
CiCad E.D.A. 9.0	.2	ld: 2/10		
	7	8	<u> —</u> г	



[8] Power - Sequencing



Lucas	Wilch
Sheet	/Pow


Sheet: /Power - Sequencing/ File: Power - Sequencing.kicad_sch


Title: Power - Sequencing

Size: A4 Date: Last Modified Date Rev: 1.0 KiCad E.D.A. 9.0.2 ld: 8/10

[9] Revision History DD.MM.YYYY - xxx Revision DD.MM.YYYY - xxx Revision DD.MM.YYYY - xxx Revision DD.MM.YYYY - xxx Revision Variant: xxx Variant: xxx Variant: xxx Variant: xxx Sheet: /Revision History/ File: Revision History.kicad_sch Title: Revision History Size: A4 Date: Last Modified Date Rev: 1.0 KiCad E.D.A. 9.0.2 ld: 9/10

[4] USB Power & PoL





Lucas Wilch


Sheet: /Project Architecture/USB Power & PoL/
File: USB Power & PoL.kicad_sch

Title: USB Power & PoL

Size: A3 Date: Last Modified Date Rev: 1.0

KiCad E.D.A. 9.0.2 Id: 4/10

[5] FPGA Power & Decoupling



Lucas Wilch


Sheet: /Project Architecture/FPGA Power & Decoupling/
File: FPGA Power & Decoupling.kicad_sch

Title: Sheet Title A

Size: A3 Date: Last Modified Date Rev: 1.0

KiCad E.D.A. 9.0.2 Id: 5/10

[6] FPGA IO




Lucas Wilch
Sheet: /Project Architecture/FPGA IO/
File: FPGA IO.kicad_sch


Title: Sheet Title A


Size: A3 Date: Last Modified Date Rev: 1.0


KiCad E.D.A. 9.0.2

[7] Debug









Lucas Wilch

Sheet: /Project Architecture/Debug/
File: Debug.kicad_sch

Title: Sheet Title B

Size: A3 Date: Last Modified Date Rev: 1.0

KiCad E.D.A. 9.0.2 Id: 7/10

1	2 3	[99] Section Seed -	- Title Seed	7	8
В		Rlock Des	crintion		В
C	DESIGN NOTE: blabla DESIGN NOTE: blabla DESIGN NOTE: blabla Block Description	Block Des	Block Description		C
	Block Description	Block Description	Block Description		
E	Block Description	Block Description	Block Description	Block Description	Ε
F 1	2 3	4	References: Flexible I/O worked examples Flexible I/O source configuration Lucas Wilk Sheet: /P File: Secti Title: S Size: A3 KiCad E.D	roject Architecture/Section Seed — Title Seed/ on Seed — Title Seed.kicad_sch heet Title B	Rev: 1.0