

Basic Logic Design Practicing - Quartus Schematic to Verilog

Switching Circuit
& Logic Design

Introduction to Gate Level Verilog HDL

-- Convert Quartus II Schematic to Verilog

Lecturer: TA 謝明倫 (BL-421)

yans@media.ee.ntu.edu.tw

交換電路與邏輯設計課程 四班共同教學


Professors: 吳安宇 簡韶逸 盧奕璋 江介宏






Outline

- Introduction to Verilog HDL
 - Levels of abstraction
 - An example
 - Verilog design flow
- Trial: verilog sim
 - 1. .v design from .bdf
 - 2. .v testbench from .vwf
 - 3. Compile & simulate
 - 4. Verify & debug
- Summary
- Q&A and Ref.



For Combinational & Gate-level only

Verilog HDL - Comb. Gate Level design



What is Verilog HDL?


- Key features of Verilog
 - Multiple levels of abstraction
 - Behavioral
 - Functional (RTL:Register Transfer Level)
 - Structural (Gate-Level)
 - Model the timing of the system
 - Express the concurrency
 - Verify the design

- Why not C++?
 - Not natively used for ckt design
 - Natively an imperative programming language
 - Ckt is parallel anytime anywhere
 - Every time every signals change their values, we need to trace them & interact with each other
- But be careful that our computer is still imperative
 - => All the parallel performance is "simulated"
 - Verilog is a language easy to "design HW" & "simulate it"



Levels of Abstraction

- Behavioral level
 - State the behavior or function of the design
 - Without the information of the architecture
- Functional level(Register transfer level)
 - Data flow between registers
 - Data processing
- Structural level
 - Logic gates
 - Interconnections





Verilog Architecture

- module / endmodule
 - Basic building block
 - Can contain instances of other modules
 - All modules run concurrently
- Module ports
 - Input/output declaration
- Wire declaration
- Kernel hardware connection






An Example - FullAdder

Interconnections of logic elements

```
module FullAdder1(Ci,x,y,S,Co);
   Module interface declaration
                                         input wire Ci;
                                         input wire x;
                                        input wire y;
                                        output wire S;
                                        output wire Co;
                                                 SYNTHESIZED WIRE 4;
                                        wire
                                                 SYNTHESIZED WIRE 2;
                                        wire
                                                 SYNTHESIZED WIRE 3;
                                        wire
                                                b2v inst(
                                       -xor 2
                                            .i1(x),
                                             .i2(y),
                                             .o1(SYNTHESIZED WIRE 4));
                                       mor 2
                                                b2v inst1(
                                             .i1(SYNTHESIZED WIRE 4),
                                             .i2(Ci),
                                             .o1(S));
Descripting the interconnections
```

```
and 2
         b2v inst2(
     .i1(SYNTHESIZED WIRE 4),
     .i2(Ci),
     .o1(SYNTHESIZED WIRE 2));
         b2v_inst3(
and 2
      .i1(x),
     .i2(y),
      .o1(SYNTHESIZED WIRE 3));
⊟or 2
         b2v inst4(
     .i1(SYNTHESIZED WIRE 2),
      .i2(SYNTHESIZED WIRE 3),
      .o1(Co));
 endmodule
```



Gate Level Verilog Coding

- module declaration & I/O interface:
 - module name → like C++ class name

- Wire declaration
 - Array of Wires

Link elements & instantiation of modules

```
instance name
.x(A[3]),
.y(B[3]),
.Ci(SYNTHESIZED_WIRE_0),
.Co(S[4]),
.S(S[3]));

module name (class name)

instance name

Means: Co pin link to wire S[4]
```


endmodule



An Example - NAND_2

Descripting the behavior of logic elements

Module interface declaration




Descripting the functional logic in higher level language (like C++)

Descripting the timing / delay information for simulation

```
FIGURE 8-4
Propagation Delay
in an Inverter
```

© Cengage Learning 2014



```
\begin{aligned} &(\text{min } T_{\text{PLH}} \colon \text{avg } T_{\text{PLH}} \colon \text{max } T_{\text{PLH}} \,,\, \text{min } T_{\text{PHL}} \colon \text{avg } T_{\text{PHL}} \colon \text{max } T_{\text{PHL}}) \\ &T_{\text{PLH}} \colon \text{propagation delay from low to high} \\ &T_{\text{PHL}} \colon \text{propagation delay from high to low} \end{aligned}
```



Verilog Coding - Comb.

Operators

Arithmetic Operators

Relational Operators

Equality Operators

Logical Operators

Bit-wise Operators

Unary Reduction

Shift Operators

Conditional Operators

Concatenations

?:

{}




Verilog Coding - Numbers

- Format: <size>'<base_format><number>
- <size> decimal specification of bits count
- <base_format> followed by arithmetic base of number
 - d or D decimal (default if no base format given)
 - h or H hexadecimal
 - o or - octal
 - b or B binary
- <number> value given in base of base format
 - _ can be used for reading clarity
 - 0 extended
 - x and z are automatically extended

Format	Value	Representation
Decimal	110	8'd110
Binary	01101110	8'b01101110
Octal	156	8'o156
Hexadecimal	6E	8'h6E

Verilog Simulator

Verilog Simulator




Switching Circuit

South Design

Verilog Design Flow (Simple)


- Design from schematic to verilog:
 - 1. Prepare verilog design files
 - Convert all .bdf files to verilog by Quartus
 - 2. Prepare verilog testbench
 - Testbench: set inputs and check outputs
 - Convert a .vwf file to verilog by Quartus
 - 3. Compilation & Simulation
 - 4. Look over the result & debug



Verilog Simulation by Ourselves


Switching Circuit
& Logic Design

Generate Verilog Design File from Schematic




Modify Verilog Design File

For workstation, type: vi Fulladder4.v




For Windows, you can use Notepad++




If you want to run Verilog simulation outside Quartus (by other compiler), you need to transform all .bdf files into .v files.
(.bsf not needed)

Example here, needs to have:
FullAdder4.v,
FullAdder1.v



Generate Verilog Testbench from .vwf



Switching Circuit

Add some codes in testbench

```
214
     begin
215
       $timeformat(-12,3," ps",6);
216
       #1000000;
217
       if (nummismatches > 0)
218
          $display ("%d mismatched vectors : Simulation failed !",nummismatches);
219
220
          $display ("Simulation passed !");
221
      Sstop:
222
       end
223
       endmodule
224
225
      module FullAdder4 vlg vec tst();
                                                         initial begin
226
     □// constants
                                                               $dumpfile("my wave result.vcd");
227
     L// general purpose registers
                                                               $dumpvars;
228
       reg [3:0] A;
                                                                                   These code will ask compiler to record
229
       reg [3:0] B;
                                                         end
230
       // wires
                                                                                   all signals for you to see
231
      wire [4:0] S;
232
                               add codes here
233
      wire sampler;
                                                                                            wire sampler;
234
                                                                                     234
235
       // assign statements (if any)
                                                                                      235
                                                                                           initial begin
     FullAdder4 i1 (
236
                                                                                     236
                                                                                                $dumpfile("my wave result.ycd");
237
                    connection between master ports and signals/registers
       // port may
                                                                                     237
                                                                                                $dumpvars;
238
           .A(A),
                                                                                     238
                                                                                           end
239
                         instance of your top module
           .B(B),
                                                                                     239
240
           .S(S)
                                                                                     240
                                                                                            // assign statements (if any)
241
      L);
                                                                                     241
                                                                                           FullAdder4 i1 (
242
      // Ar 3 1
                                                                                     242
243
       initial
                                                                                     243
                                                                                                .A(A),
244
     -begin
                                                                                     244
                                                                                                .B(B),
245
          A[3] = 1'b0;
                                                                                     245
                                                                                                .S(S)
246
          A[3] = #20000 1'b1;
                                                                                      246
247
          A[3] = #20000 1'b0;
```

248

249

A[3] = #20000 1'b1;

A[3] = #40000 1'b0;

// port map - connection between master save this file Switching Circuit & Logic Design

Simulation by Verilog Compiler


Switching Circuit
& Logic Design

Files Prepare

Make a directory and put files we need together

```
MobaXterm
Terminal
                   X server Tools Games Settings
                                                Help
       Sessions
                                                                                                              Φ
                                                                                                              Exit
 Ouick connect...
                                                                      9. cad42
                          Lab1 FullAdder4.tgz
                                                                   NTUEE LogicDesign Library
  /home/raid3 1/user02/r02024/testSpar
                          ab1 FullAdder4 NTUEE LogicDesign Lib test1
                         [r02024@cad42 quartus]$ mkdir Lab1 verilog
                         [r02024@cad42 quartus]$ cd Lab1 verilog
    NTUEE_LogicDesign_Lib
                         [r02024@cad42 Lab1 verilog]$ cp -r ../Lab1 FullAdder4/NTUEE LogicDesign Lib/ .
      FullAdder1.v
                         [r02024@cad42 Lab1 verilog]$ cp ../Lab1 FullAdder4/FullAdder4.v .
      FullAdder4.v
                         [r02024@cad42 Lab1 verilog]$ cp ../Lab1 FullAdder4/FullAdder1.v .
      test01.v
                         [r02024@cad42 Lab1 verilog]$ cp ../Lab1 FullAdder4/simulation/modelsim/test01.v .
                         [r02024@cad42 Lab1 verilog]$ ls
                         FullAdder1.v FullAdder4.v NTUEE LogicDesign Lib test01.v
```

```
mkdir Lab1_verilog
cd Lab1_verilog
cp -r ../Lab1_FullAdder4/NTUEE_LogicDesign_Lib/ .
cp ../Lab1_FullAdder4/FullAdder4.v .
cp ../Lab1_FullAdder4/FullAdder1.v .
cp ../Lab1_FullAdder4/simulation/modelsim/test01.v .
ls
```



Run Simulation

source some tool:

```
source ~cvsd/cvsd.cshrc
source ~cvsd/verdi.cshrc
```

If you have problem sourcing verdi, please try: source /usr/spring_soft/CIC/verdi.cshrc

Run:

ncverilog test01.v FullAdder4.v FullAdder1.v NTUEE LogicDesign Lib/verilog/elements.v +access+r

```
[r02024@cad42 Lab1 verilog]$ ls
FullAdder1.v FullAdder4.v NTUEE LogicDesign Lib test01.v
[r02024@cad42 Lab1 verilog]$ source ~cvsd/cvsd.cshrc
imit: Command not found.
23:28:14 up 78 days, 10:17, 1 user, load average: 0.00, 0.00, 0.13
Platform = amd64
/usr/cad/synopsys/CIC/primetime.csh: No such file or directory.
cad42:/home/raid3 1/user02/r02024/testSpace/quartus/Lab1 verilog% source ~cvsd/ve
rdi.cshrc
Platform = LINUX
 64BIT is the default mode
   If you want to run 64BIT mode,
   please set the LD LIBRARY PATH and SHLIB PATH
    to path of 32BIT by yourself.
ad42:/home/raid3 1/user02/r02024/testSpace/quartus/Lab1 verilog% ncverilog test0:
 .v FullAdder4.v FullAdder1.v NTUEE LogicDesign Lib/verilog/elements.v +access+r
```

in one line, no "\n"



End of Simulation

```
0
                                   0, words:
                        streams:
               worklib.xor 2:v <0x3cb50d12>
                                   0, words:
                        streams:
                                                 0
       Loading native compiled code:
       Building instance specific data structures.
       Design hierarchy summary:
                                 Instances Unique
                Modules:
                                                13
                                        33
                Timing outputs:
                                        23
                                                 6
                                                12
                Registers:
                Scalar wires:
                                        52
                Expanded wires:
                                                 2
                Vectored wires:
                Always blocks:
                                                 5
                                        15
                                                15
                Initial blocks:
                Cont. assignments:
                                                 9
                Simulation timescale: 1ps
       Writing initial simulation snapshot: worklib.FullAdder4 vlg vec tst:v
Loading snapshot worklib.FullAdder4 vlg vec tst:v ..................
*Novas* Loading libsscore ius102.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation passed !
                                     me 1 US + 0
Simulation stopped via $stop(1.
./test01.v:221_$stop;
ncsim> exit
                     type exit to leave
                                          e/quartus/Lab1 verilog%
cad42:/home/raid3
```





You can use nWave to see results




nWave & : open the tool "nWave"

"&" means open in background mode







Switching Circuit
& Logic Design




nWave



nWave





Verilog on Windows ...

- You can use iVerilog
 - Not recommended



- ncverilog on workstation is much more powerful
 - iVerilog is free, it has some tools that can act as nWave

Switching Circuit
& Logic Design

Summary

Switching Circuit

Sy Logic Design

Summary

Design module


- From .bdf
- Divide-and-Conquer
- Partition the whole design into several parts
 - Derive the architecture of each submodule
- Make architecture figures before you write Verilog codes
 - Create hardware design in gate level
 - Connection of sub-modules

Test-bench

- From .vwf
- Feed input data and compare output values at right timing slots
- Usually describe in behavioral level
- Not real hardware, just like software programming (e.g. C/C++)




Summary



Schematic v.s. HDL

Schematic Design (Block Diagram Design)



- Visualizing, easy to realize the hierarchical architecture
- Easy for beginners to catch up
- But hard to scale up for large designs
- Hard for programs to read

HDL Design (Hardware description language)


```
.i1(A),
⊟module fullAdder1(
                                        □and 2 b2v inst8(
                        .i2(B),
 input
         Ci,
                                             .i1(A),
                        .o1(WIRE 4));
                                            .i2(B),
                                             .o1(WIRE 3));
                   output
                        .i1(WIRE 4),
                                        ⊟or 2 b2v inst9(
                        .i2(Ci),
                                             .i1(WIRE 2),
                        .o1(S));
                                             .i2(WIRE 3),
                                             .o1(Co));
                   □and 2 b2v inst7(
                        .i1(WIRE 4),
      WIRE 3;
                                          endmodule
                        .i2(Ci),
                        .o1(WIRE 2));
```

- Explicit, easy for programs (EDA tools) reading & processing
- Needs to learn a new computer language (HDL) first
- Easy to scale up for complex designs
- Higher level logic design (ex. RT level)



Better ask twice than lose you way once.

Q&A



Reference



Acknowledgement

- Authors of Basic Logic Design via Verilog HDL
 - Ver. 1: Chen-han Tsai
 - Ver. 2: Chih-hao Chao
 - Ver. 3: Xin-Yu Shi
 - Ver. 4: Bo-Yuan Peng
 - Ver. 5: Chieh-Chuan Chiu & Chieh-Chi Kao
 - Ver. 6: Yu-Hao Chen & Ming-Chun Hsiao
 - Ver. 7: Yu-Hao Chen & Cheng-Rung Tsai



Reference

- Textbook
 - Fundamentals of Logic Design, Charles H. Roth, Jr., Larry L. Kinney
- Dclab lecture:
 - Verilog Coding Guideline, 吳柏辰
 - My First FPGA for Altera DE2-115 Board, 吳柏辰
- CVSD lecture:
 - Computer-aided VLSI System Design Linux / Unix Tutorial, 陳滿蓉

Switching Circuit
& Logic Design