



#### 7.1.2. 8080- I Series Parallel Interface

ILI9341 can be accessed via 8-/9-/16-/18-bit MCU 8080- I series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9341 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9341 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080- I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080- I Interface selection is done when IM3 pin is low state (VSS level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080- I series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
					"L"	ſ	"H"	"L"	Write command code.
					"L"	"H"	ſ	"H"	Read internal status.
0	0	0	0	8080 MCU 8-bit bus interface I	"L"	_	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"		"H"	"L"	Write command code.
•				0000 MOUL 40 LTLL	"L"	"H"	ſ	"H"	Read internal status.
0	0	0	1	8080 MCU 16-bit bus interface I		Write parameter or display data.			
					"L" "H"		Reads parameter or display data.		
					"L" "H"		Write command code.		
					"L"	"H"	Ţ	"H"	Read internal status.
0	0	1	0	8080 MCU 9-bit bus interface I	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"	Ţ	"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
				"L"	"H"	Ţ	"H"	Read internal status.	
0	0 1 1 8	8080 MCU 18-bit bus interface I	"L"		"H"	"H"	Write parameter or display data.		
					"L"	"H"		"H"	Reads parameter or display data.







### 7.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- I MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)









### 7.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- I MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).




Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.






### 7.1.13. Serial Interface Pause (3\_wire)



### 7.1.14. Parallel Interface Pause








#### 7.1.15. Data Transfer Mode

ILI9341 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

#### 7.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



### 7.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Start						Stop	
Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	 Any Command	

Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.





### 7.5. Display Data RAM (DDRAM)

ILI9341 has an integrated 240x320x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 240xRGBx320 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.






### 7.6. Display Data Format

ILI9341 supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].

#### 7.6.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of ILI9341 can be used by setting external pin as IM [3:0] to "0101" for serial interface I or IM [3:0] to "1101" for serial interface II. The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.


- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.





#### 7.6.3. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of ILl9341 can be used by setting external pin as IM [3:0] to "0000". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

### 65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1		239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5		239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	239B0

### 262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D7	C7	0R5	0G5	0B5	 239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	 239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	 239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	 239R0	239G0	239B0
D1	C1						
D0	C0						







# 8. Command

## 8.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
No Operation	0	1	<b>↑</b>	XX	0	0	0	0	0	0	0	0	00h
Software Reset	0	1	<b>↑</b>	XX	0	0	0	0	0	0	0	1	01h
	0	1	<u> </u>	XX	0	0	0	0	0	1	0	0	04h
	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
Read Display Identification	1	1	1	XX			•	ID1 [	•	•			XX
Information	1	1	1	XX				ID2 [					XX
	1	1	1	XX				ID3 [					XX
	0	1	1	XX	0	0	0	0	1	0	0	1	09h
	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
	1	1	1	XX				[31:25]	ı	•	1	Х	00
Read Display Status	1	<b>1</b>	1	XX	Х		D [22:20			D [1	9:16]		61
	1	<b>1</b>	1	XX	X	Х	X	Х	Х	•	D [10:8]		00
	1	<b>†</b>	1	XX		D [7:5]		Х	Х	Х	X	Х	00
	0	1	·	XX	0	0	0	0	1	0	1	0	0Ah
Read Display Power Mode	1	·	1	XX	X	X	X	X	Х	Х	X	X	XX
	1	<u> </u>	1	XX			D [7				0	0	08
	0	1	·	XX	0	0	0	0	1	0	1	1	0Bh
Read Display MADCTL	1	<u> </u>	1	XX	X	X	X	X	X	X	X	X	XX
	1	<b>1</b>	1	XX			D [7		1 7.		0	0	00
	0	1	·	XX	0	0	0	0	1	1	0	0	0Ch
Read Display Pixel Format	1	<u>.</u>	1	XX	X	X	X	X	X	X	Х	X	XX
ricad Display Fixer Format	1	<u> </u>	1	XX	RIM		DPI [2:0		X		DBI [2:0]		06
	0	1	· ↑	XX	0	0	0	0	1	1	0	1	0Dh
Read Display Image Format	1	<u>.</u>	1	XX	X	X	X	X	X	X	Х	Х	XX
Tieda Bispiay image i omiat	1	<u> </u>	1	XX	X	X	X	X	X		D [2:0]		00
	0	1	· ↑	XX	0	0	0	0	1	1	1	0	0Eh
Read Display Signal Mode	1	·	1	XX	X	X	X	Х	X	X	X	X	XX
riead Display Signal Mode	1	<u> </u>	1	XX			D [7	•			0	0	00
	0	1	<u> </u>	XX	0	0	0	0	1	1	1	1	0Fh
Read Display Self-Diagnostic	1	<u>'</u>	1	XX	X	X	X	X	Х	X	Х	X	XX
Result	1	<u> </u>	1	XX	D [7	•	X	X	X	X	X	X	00
Enter Sleep Mode	0	1	<u> </u>	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	<b></b>	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	<b>†</b>	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	<b>†</b>	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	<u> </u>	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	<b>†</b>	XX	0	0	1	0	0	0	0	1	21h
Bispiay inversion on	0	1	<b>+</b>	XX	0	0	1	0	0	1	1	0	26h
Gamma Set	1	1	<b>↑</b>	XX	U	U		GC [	•	<u> </u>	' '	0	01
Display OFF	0	1	<b>†</b>	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	<b>†</b>	XX	0	0	1	0	1	0	0	1	29h
Display ON	0	1	<b></b>	XX	0	0	1	0	1	0	1	0	2Ah
	1	1	<b>†</b>	XX	U	U		SC [1			' '	0	XX
Column Address Set	1	1	<b>†</b>	XX				SC [	•				XX
Oolullii Audiess Set	1	1	<u> </u>	XX				EC [1					XX
	1	1	<b></b>	XX				EC [					XX
	0	1	<b>↑</b>	XX	0	0	1	0	1	0	1	1	2Bh
	1	1	<u> </u>	XX	"	ı U		SP [1		ı U		-	XX
Page Address Set	1	1	<u> </u>	XX				SP [					XX
i aye Auuless sel	1	1	_					•					XX
	1	1		XX	-			EP [1					XX
	_ '		шШ	XX	I.			EP [	.0]				_ ^ ^





	Ι.	Ι.		207	1 .	T .			Τ.				0.01
Memory Write	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
·	1	1	1	V/V				D [17:0]		_			XX
	0	1	1	XX	0	0	1	0	1	1	0	1	2Dh
	1	<u>↑</u>	1	XX						00 [5:0]			XX
		1	1	XX						nn [5:0]			XX
	1		1	XX						31 [5:0]			XX
Color SET	1		1	XX						00 [5:0]			XX
	1	<u> </u>	1	XX						nn [5:0] 64 [5:0]			XX
	1	<b>↑</b>	1	XX						04 [5.0] 00 [5:0]			XX
	1	<b>↑</b>	1	XX						nn [5:0]			XX
	1	1	1	XX						31 [5:0]			XX
	0	1	<u> </u>	XX	0	0	1	0	1	1	1	0	2Eh
Memory Read	1	<u>'</u>	1	XX	X	X	X	X	X	X	X	X	XX
Memory Read	1	<b>↑</b>	1	^^		^		) [17:0]	_ ^	^	_ ^	_ ^	XX
	0	1	_ <u>'</u>	XX	0	0	1	1	0	0	0	0	30h
	1	1	1	XX	- 0	. 0	'	·	R [15:8]				00
Partial Area	1	1	1	XX					R [7:0]				00
Tartial / trea	1	1	1	XX					R [15:8]				01
	1	1	1	XX					R [7:0]				3F
	0	1	1	XX	0	0	1	1	0	0	1	1	33h
	1	1	1	XX	U	U			A [15:8]	0	'	<u>'</u>	00
	1	1	<b>1</b>	XX					7. [10:0] FA [7:0]				00
Vertical Scrolling Definition	1	1	1	XX					A [15:8]				01
Vortical Coloning Dominion	1	1	1	XX					SA [7:0]				40
	1	1	1	XX					A [15:8]				00
	1	1	1	XX					FA [7:0]				00
Tearing Effect Line OFF	0	1	<b></b>	XX	0	0	1	1	0	1	0	0	34h
-	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Tearing Effect Line ON	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	М	00
	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Memory Access Control	1	1	1	XX	MY	MX	MV	ML	BGR	МН	Х	Х	00
	0	1	1	XX	0	0	1	1	0	1	1	1	37h
Vertical Scrolling Start Address	1	1	1	XX				VS	P [15:8]		•	•	00
	1	1	1	XX				VS	SP [7:0]				00
Idle Mode OFF	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	1	XX	0	0	1	1	1	0	0	1	39h
	0	1		XX	0	0	1	1	1	0	1	0	3Ah
Pixel Format Set	1	1	<u> </u>	XX	Χ		DPI [2:0		Х		DBI [2:0		66
Muito Momo cui O custino	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
Write Memory Continue	1	1	1					0 [17:0]					XX
	0	1	<u> </u>	XX	0	0	1	1	1	1	1	0	3Eh
Read Memory Continue	1	1	1	XX	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	XX
	1	1	1					0 [17:0]					XX
	0	1	1	XX	0	1	0	0	0	1	0	0	44h
Set Tear Scanline	1	1	1	XX	Х	Χ	Х	Х	Χ	Χ	Х	STS [8]	00
	1	1	1	XX				S	TS [7:0]				00
	0	1	1	XX	0	1	0	0	0	1	0	1	45h
Cat Carantina	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
Get Scanline	1	1	1	XX	Х	Χ	Х	Х	Χ	Χ	GTS	S [9:8]	00
	1	1	1	XX				G	TS [7:0]				00
Write Dienley Brightness	0	1	1	XX	0	1	0	1	0	0	0	1	51h
Write Display Brightness	1	1	1	XX				DI	3V [7:0]				00





	0	1	1	XX	0	1	0	1	0	0	1	0	52h
Read Display Brightness	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
, , ,	1	1	1	XX				DBV	<sup>'</sup> [7:0]				00
With OTDI Disaless	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Write CTRL Display	1	1	<u> </u>	XX	Х	Х	BCTRL	Χ	DD	BL	Х	Х	00
	0	1	1	XX	0	1	0	1	0	1	0	0	54h
Read CTRL Display	1	1	1	XX	Х	Х	Χ	Х	Х	Х	Х	Х	XX
	1	1	1	XX	Х	Х	BCTRL	Χ	DD	BL	Х	Х	00
Write Content Adaptive	0	1	1	XX	0	1	0	1	0	1	0	1	55h
Brightness Control	1	1	1	XX	Х	Х	Х	Х	Х	Х	0 [	1:0]	00
	0	1	1	XX	0	1	0	1	0	1	1	0	56h
Read Content Adaptive Brightness Control	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Χ	XX
brightness Control	1	1	1	XX	Х	Х	Х	Χ	Х	Х	0 [	1:0]	00
Write CABC Minimum	0	1	1	XX	0	1	0	1	1	1	1	0	5Eh
Brightness	1	1	<u> </u>	XX				СМЕ	3 [7:0]	•			00
	0	1	1	XX	0	1	0	1	0	1	1	1	5Fh
Read CABC Minimum Brightness	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
brightness	1	1	1	XX				СМЕ	3 [7:0]	•			00
	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
Read ID1	1	1	1	XX	Х	Х	Χ	Х	Х	Х	Х	Х	XX
	1	1	1	XX			Modu	ıle's Ma	nufacture	e [7:0]	•		XX
	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
Read ID2	1	1	1	XX	Х	Х	Х	Х	Х	Х	Χ	Х	XX
	1	$\uparrow$	1	XX			LCD Mo	dule / D	river Ver	sion [7:0	]		XX
	0	1	<b>↑</b>	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	$\uparrow$	1	XX	Х	Х	Х	Χ	Χ	Χ	Х	Χ	XX
	1	$\uparrow$	1	XX			LCD N	Module /	Driver I	D [7:0]			XX

Extended Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RGB Interface	0	1	<b>↑</b>	XX	1	0	1	1	0	0	0	0	B0h
Signal Control	1	1	1	XX	ByPass_MODE	RCM	[1:0]	Χ	VSPL	HSPL	DPL	EPL	40
France Combrel	0	1	1	XX	1	0	1	1	0	0	0	1	B1h
Frame Control	1	1	1	XX	Χ	Χ	Χ	Χ	Χ	Х	DIVA	(1:0]	00
(In Normal Mode)	1	1	1	XX	Χ	Χ	Χ		F	TNA [4:0	0]		1B
France Occubed	0	1	<b>↑</b>	XX	1	0	1	1	0	0	1	0	B2h
Frame Control (In Idle Mode)	1	1	<b>↑</b>	XX	Χ	Χ	Χ	Χ	Х	Х	DIVE	8 [1:0]	00
(in lale Mode)	1	1	<b>↑</b>	XX	Χ	Χ	Χ		F	RTNB [4:0	0]		1B
Fuerra Countriel	0	1	<b>↑</b>	XX	1	0	1	1	0	0	1	1	B3h
Frame Control	1	1	<b>↑</b>	XX	Χ	Χ	Χ	Χ	Х	Х	DIVC	[1:0]	00
(In Partial Mode)	1	1	<b>↑</b>	XX	Χ	Χ	Χ		R	RTNC [4:0	0]		1B
Diamles, Insurancian Control	0	1	<b>↑</b>	XX	1	0	1	1	0	1	0	0	B4h
Display Inversion Control	1	1	<b>↑</b>	XX	Χ	Χ	Χ	Χ	Х	NLA	NLB	NLC	02
	0	1	<b>↑</b>	XX	1	0	1	1	0	1	0	1	B5h
	1	1	<b>↑</b>	XX	0				VFP [6:	:0]			02
Blanking Porch Control	1	1	<b>↑</b>	XX	0				VBP [6:	:0]			02
	1	1	1	XX	0	0	0			HFP [4:0	)]		0A
	1	1	1	XX	0	0	0			HBP [4:0	)]		14





	0	1	<b>↑</b>	XX	1	0	1	1	0	1	1	0	B6h
	1	1	<b>1</b>	XX	X	Х	X	X		i [1:0]		[1:0]	0A
Display Function Control	1	1	1	XX	REV	GS	SS	SM			SC [3:0]	[]	82
., .,	1	1	<b>↑</b>	XX	Х	Х		_		NL [5:0]			27
	1	1	<b>↑</b>	XX	Х	Х				CDIV [5:0	0]		XX
	0	1	<u> </u>	XX	1	0	1	1	0	1	1	1	B7h
Entry Mode Set	1	1	<u> </u>	XX	Х	Х	Х	Х	0	GON	DTE	GAS	07
	0	1	1	XX	1	0	1	1	1	0	0	0	B8h
Backlight Control 1	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
	1	1	<b>↑</b>	XX	Х	Х	Х	Х		TH	I_UI [3:0]		04
	0	1	<b>↑</b>	XX	1	0	1	1	1	0	0	1	B9h
Backlight Control 2	1	1	<b>↑</b>	XX	Х	Х	Х	Х	Χ	Х	Х	Χ	XX
	1	1	1	XX		TH_MV	[3:0]			TH	_ST [3:0]		В8
	0	1	1	XX	1	0	1	1	1	0	1	0	BAh
Backlight Control 3	1	1	1	XX	Х	Х	Х	Х	Χ	Χ	Х	Х	XX
	1	1	1	XX	Х	Х	Х	Х		DTI	H_UI [3:0]	_	04
	0	1	1	XX	1	0	1	1	1	0	1	1	BBh
Backlight Control 4	1	1	1	XX	Х	Х	Χ	Х	Χ	Х	X	X	XX
	1	1	1	XX		DTH_M	V [3:0]			DTF	1_ST [3:0]		C9
	0	1	1	XX	1	0	1	1	1	1	0	0	BCh
Backlight Control 5	1	1	1	XX	Х	X	Χ	X	Χ	Х	Χ	X	XX
	1	1	1	XX		DIM2	[3:0]	ı	Χ		DIM1 [2	:0]	44
Backlight Control 7	0	1	1	XX	1	0	1	1	1	1	1	0	BEh
Backlight Control 7	1	1	1	XX				PWM	_DIV [7	:0]	1	1	0F
Backlight Control 8	0	1	1	XX	1	0	1	1	1	1	1	1	BFh
Buoking III. Contact C	1	1	1	XX	Х	Х	Х	Х	Х	LEDONR	LEDONPOL	LEDPWMOPL	
Power Control 1	0	1	1	XX	1	1	0	0	0	0	0	0	C0h
1 ower control 1	1	1	1	XX	Х	Х		1	\	/RH [5:0]			26
Power Control 2	0	1	1	XX	1	1	0	0	0	0	0	1	C1h
	1	1	1	XX	Х	Χ	Х	X	Х		BT [2:	[0]	00
	0	1	1	XX	1	1	0	0	0	1	0	1	C5h
VCOM Control 1	1	1	1	XX	Х				VMH				31
	1	1	1	XX	Х		ı	1	VML		1	1	3C
VCOM Control 2	0	1	1	XX	1	1	0	0	0	1	1	1	C7h
	1	1	1	XX	nVM		ı	1	VMF		1	1	C0
	0	1	1	XX	1	1	0	1	0	0	0	0	D0h
NV Memory Write	1	1	1	XX	Х	Х	Χ	Х	Χ		GM_ADR	[2:0]	00
	1	1	1	XX		1	ı		DATA [		ı		XX
	0	1	1	XX	1	1	0	1	0	0	0	1	D1h
NV Memory Protection Key	1	1	1	XX					Y [23:16				55
	1	1	1	XX					Y [15:8]				AA
	1	1	1	XX					EY [7:0]			_	66
	0	1	1	XX	1	1	0	1	0	0	1	0	D2h
İ	1	1	1	XX	X	X	Χ	X	Χ	Χ	X	X	XX
NV Memory Status Read				101							D		
NV Memory Status Read	1	↑ ↑	1	XX XX	X		_CNT =_CNT		X		D1_CNT D3_CNT		XX





Pead ID4			1		1			1					ı	
Read ID4			1	1	XX							1		
1		1	1	1	XX	Х	Х	Х	Χ	Х	Χ	Χ	Х	XX
1	Read ID4	1	1	1	XX	0	0	0	0	0	0	0	0	00
0		1	1	1	XX	1	0	0	1	0	0	1	1	93
1		1	1	1	XX	0	1	0	0	0	0	0	1	41
1		0	1	1	XX	1	1	1	0	0	0	0	0	E0h
1		1	1	1	XX	Х	Х	Х	Χ		VP	0 [3:0]		08
1		1	1	1	XX	Х	Х			VP1 [5	:0]			0E
1		1	1	1	XX	Х	Х			VP2 [5	:0]			12
1		1	1	1	XX	Х	Х	Х	Χ			4 [3:0]		05
Positive Gamma Correction    1		1	1	1	XX	Х	Х	Х		V	P6 [4	:0]		03
Positive Gamma   1		1	1	<u> </u>	XX	Х	Х		Х		VP1	3 [3:0]		09
1	Positive Gamma	1	1	1				I.	•	20 [6:0]		- []		
1			1	1			VP36 I	[3:0]			VP2	7 [3:0]		
1						Х	55	[0.0]	VI	243 [6:0]		[0.0]		
1						1	X	X		.0 [0.0]	VP	50 [3:0]		
1						1				VE				
1			<u> </u>						Y					
1										VP61 [		,o [0.0 <u>]</u>		
1				-										
0								V	v	V1 02 [		33 [3.0]		
1										0			-1	
1										0			'	
1									٨	\/NI4.FE		0 [3:0]		
1										•				
1									V	V N 2 [5		4 [0.0]		
1									X	\				
1						1				V I				
Correction         1         1         ↑         XX         VN36 [3:0]         VN27 [3:0]         8A           1         1         ↑         XX         X         X         X         VN43 [6:0]         40           1         1         ↑         XX         X         X         X         X         VN50 [3:0]         04           1         1         ↑         XX         X         X         X         VN57 [4:0]         18           1         1         ↑         XX         X         X         X         VN57 [4:0]         18           1         1         ↑         XX         X         X         X         VN59 [3:0]         0F           1         1         ↑         XX         X         X         X         VN61 [5:0]         3F           1         1         ↑         XX         X         X         X         VN62 [5:0]         3F           Digital Gamma Control 1         0         1         ↑         XX         1         1         1         0         0         0         1         0         0         1         0         0         1         0         0							Х	Х		100 [0 0]	VIN	3 [3:0]		
1						Х	1/1/00		VI	N20 [6:0]				
1	Correction						VN36	[3:0]			VIV	27 [3:0]		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										N43 [6:0] I				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									Х					
1       1       ↑       XX       X       X       VN61 [5:0]       3F         1       1       ↑       XX       X       X       X       VN62 [5:0]       3F         1       1       ↑       XX       X       X       X       VN63 [3:0]       0F         Digital Gamma Control 1       0       1       ↑       XX       1       1       1       0       0       0       1       0       E2h         1       1       ↑       XX       1       1       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       <										V				
1 1 ↑ XX X X X X X X X X X X X X X X X X				1		1		Х	X			59 [3:0]		
Digital Gamma Control 1         1         1         ↑         XX         X         X         X         VN63 [3:0]         0F           Digital Gamma Control 1         0         1         ↑         XX         1         1         1         0         0         0         1         0         E2h           1st Parameter         1         1         ↑         XX         RCA0 [3:0]         BCA0 [3:0]         XX           16th Parameter         1         1         ↑         XX         RCA15 [3:0]         BCA15 [3:0]         XX           Digital Gamma Control 2         0         1         ↑         XX         1         1         1         0         0         0         1         1         E3h           1st Parameter         1         1         ↑         XX         RFA0 [3:0]         BFA0 [3:0]         BFA0 [3:0]         XX           1st Parameter         1         1         ↑         XX         RFA0 [3:0]         BFA0 [3:0]         XX           64th Parameter         1         1         ↑         XX         RFA63 [3:0]         BFA63 [3:0]         XX           1nterface Control         1         1         ↑         XX <td< td=""><td></td><td></td><td><u> </u></td><td>1</td><td></td><td>1</td><td></td><td></td><td></td><td>•</td><td></td><td></td><td></td><td></td></td<>			<u> </u>	1		1				•				
Digital Gamma Control 1         0         1         ↑         XX         1         1         1         0         0         0         1         0         E2h           1°st Parameter         1         1         ↑         XX         RCA0 [3:0]         BCA0 [3:0]         XX           1 6 <sup>th</sup> Parameter         1         1         ↑         XX         RCA15 [3:0]         BCA15 [3:0]         XX           Digital Gamma Control 2         0         1         ↑         XX         1         1         1         0         0         0         1         1         E3h           1°st Parameter         1         1         ↑         XX         RFA0 [3:0]         BFA0 [3:0]         BFA0 [3:0]         XX           1°st Parameter         1         1         ↑         XX         RFA0 [3:0]         BFA0 [3:0]         XX           1°st Parameter         1         1         ↑         XX         RFA0 [3:0]         BFA0 [3:0]         XX           64 <sup>th</sup> Parameter         1         1         ↑         XX         RFA63 [3:0]         BFA63 [3:0]         XX           Interface Control         1         1         ↑         XX         X         RFA63 [3:0									ı	VN62 [				_
1st Parameter       1       1       ↑       XX       RCA0 [3:0]       BCA0 [3:0]       XX         1       1       1       ↑       XX       RCAx [3:0]       BCAx [3:0]       XX         16th Parameter       1       1       ↑       XX       RCA15 [3:0]       BCA15 [3:0]       XX         Digital Gamma Control 2       0       1       ↑       XX       1       1       1       0       0       0       1       1       E3h         1st Parameter       1       1       ↑       XX       RFA0 [3:0]       BFA0 [3:0]       XX         1       1       ↑       XX       RFAx [3:0]       BFAx [3:0]       XX         64th Parameter       1       1       ↑       XX       RFA63 [3:0]       BFA63 [3:0]       XX         1       1       ↑       XX       1       1       1       0       1       1       0       F6h         Interface Control       1       1       ↑       XX       X       X       BGR EOR       X       X       MDT [1:0]       00		_				1				ļ			I	
:       1       1       ↑       XX       RCAx [3:0]       BCAx [3:0]       XX         16 <sup>th</sup> Parameter       1       1       ↑       XX       RCA15 [3:0]       BCA15 [3:0]       XX         Digital Gamma Control 2       0       1       ↑       XX       1       1       1       0       0       0       1       1       E3h         1st Parameter       1       1       ↑       XX       RFA0 [3:0]       BFA0 [3:0]       XX         :       1       1       ↑       XX       RFAx [3:0]       BFAx [3:0]       XX         64 <sup>th</sup> Parameter       1       1       ↑       XX       RFA63 [3:0]       BFA63 [3:0]       XX         1       1       ↑       XX       1       1       1       0       1       1       0       F6h         Interface Control       1       1       ↑       XX       X       X       REPF [1:0]       X       X       MDT [1:0]       00				1		1			0	0			0	
16 <sup>th</sup> Parameter       1       1       ↑       XX       RCA15 [3:0]       BCA15 [3:0]       XX         Digital Gamma Control 2       0       1       ↑       XX       1       1       1       0       0       0       1       1       E3h         1st Parameter       1       1       ↑       XX       RFA0 [3:0]       BFA0 [3:0]       XX         :       1       1       ↑       XX       RFAx [3:0]       BFAx [3:0]       XX         64 <sup>th</sup> Parameter       1       1       ↑       XX       RFA63 [3:0]       BFA63 [3:0]       XX         0       1       ↑       XX       1       1       1       0       1       1       0       F6h         Interface Control       1       1       ↑       XX       X       X       BGR_EOR       X       X       WEMODE       01		+		1						ļ				
Digital Gamma Control 2         0         1         ↑         XX         1         1         1         0         0         0         1         1         E3h           1st Parameter         1         1         ↑         XX         RFA0 [3:0]         BFA0 [3:0]         XX           64th Parameter         1         1         ↑         XX         RFA63 [3:0]         BFA63 [3:0]         XX           64th Parameter         1         1         ↑         XX         RFA63 [3:0]         BFA63 [3:0]         XX           1         1         ↑         XX         1         1         1         0         1         1         0         F6h           Interface Control         1         1         ↑         XX         MY_EOR         MX_EOR         MV_EOR         X         BGR_EOR         X         X         MDT [1:0]         00		+								ļ				
1st Parameter       1       1       ↑       XX       RFA0 [3:0]       BFA0 [3:0]       XX         :       1       1       ↑       XX       RFAx [3:0]       BFAx [3:0]       XX         64th Parameter       1       1       ↑       XX       RFA63 [3:0]       BFA63 [3:0]       XX         0       1       ↑       XX       1       1       1       0       1       1       0       F6h         1       1       ↑       XX       MY_EOR       MX_EOR       MV_EOR       X       BGR_EOR       X       X       WEMODE       01         1       1       ↑       XX       X       X       EPF [1:0]       X       X       MDT [1:0]       00		+	1	1	XX			[3:0]	ı			15 [3:0]		
:         1         1         ↑         XX         RFAx [3:0]         BFAx [3:0]         XX           64 <sup>th</sup> Parameter         1         1         ↑         XX         RFA63 [3:0]         BFA63 [3:0]         XX           0         1         ↑         XX         1         1         1         0         1         1         0         F6h           1         1         ↑         XX         MY EOR         MY EOR         X         BGR EOR         X         X         WEMODE         01           1         1         ↑         XX         X         EPF [1:0]         X         X         MDT [1:0]         00		0	1	1	XX	1	1	1	0	0	0	1	1	E3h
64 <sup>th</sup> Parameter         1         1         ↑         XX         RFA63 [3:0]         BFA63 [3:0]         XX           Interface Control         1         1         ↑         XX         1         1         1         1         0         1         1         0         F6h           1         1         ↑         XX         MY EOR         MX EOR         MV EOR         X         BGR EOR         X         X         WEMODE         01           1         1         ↑         XX         X         X         EPF [1:0]         X         X         MDT [1:0]         00		1	1	1	XX		RFA0	[3:0]			BFA	0:8] 04		XX
1		1	1	1	XX		RFAx	[3:0]			BFA	Ax [3:0]		XX
Interface Control         1         1         ↑         XX         MY_EOR         MX_EOR         MV_EOR         X         BGR_EOR         X         X         WEMODE         01           1         1         ↑         XX         X         X         EPF [1:0]         X         X         MDT [1:0]         00	64 <sup>th</sup> Parameter	1	1	1	XX		RFA63	[3:0]			BFA	63 [3:0]		XX
Interface Control  1 1 ↑ XX X EPF [1:0] X X MDT [1:0] 00		0	1	<b>↑</b>	XX	1	1	1	1	0	1	1	0	F6h
1 1 ↑ XX X EPF [1:0] X X MDT [1:0] 00	Interfere County	1	1	1	XX	MY_EOR	MX_EOR	MV_EOR	Х	BGR_EOR	Χ	Χ	WEMODE	01
	interrace Control	1	1	<b>1</b>	XX		Х	EPF [	1:0]	Х	Χ	MD	T [1:0]	00
	<u> </u>	1	1	<u></u>				ENDIAN	X		0]			00

Note 1: Undefined commands are treated as NOP (00h) command.

Note 2: B0 to D9 and DE to FF are for factory use of display supplier. USER can decide if these commands are available or they are treated as NOP (00h) commands before shipping to USER. Default value is NOP





(00h).

Note 3: Commands 10h, 12h, 13h, 26h, 28h, 29h, 30h, 36h (Bit B4 only), 38h and 39h are updated during V-SYNC when ILI9341 is in Sleep OUT mode to avoid abnormal visual effects. During Sleep IN mode, these commands are updated immediately. Read status (09h), Read display power mode (0Ah), Read display MADCTL (0Bh), Read display pixel format (0Ch), Read display image mode (0Dh), Read display signal mode (0Eh) and Read display self diagnostic result (0Fh) of these commands are updated immediately both in Sleep IN mode and Sleep OUT mode.





## 8.2.33. COLMOD: Pixel Format Set (3Ah)

3Ah							PIX	SET (Pix	el Forn	nat \$	Set)					
	D/CX	RDX	WF	RX	D1	7-8	D7	D6	D5	Т	D4	D3	D2	D1	D0	HEX
Command	0	1	1		X		0	0	1		1	1	0	1	0	3Ah
Parameter	1	1	1		Х		0		DPI [2:	0]		0		DBI [2:0		66
	This cor	mmand s	ets th	e pixe	el forma	at for the	RGB ima	ge data			inter	rface. DPI [2	:0] is the			of RGB
	interface	e and DB	81 [2:0]	] is the	e pixel	format o	f MCU int	erface. I	f a parti	cula	r inte	erface, either	RGB int	terface or	MCU inte	rface, is
	not used	d then the	e corr	_			•					ormat is sho	wn in th	e table be	elow.	
				DP 0	0 0	RGB	Interface I		DE 0	3I [2: 0	:0] 0	MCU Interf	ace Fornerved	mat		
				0	0 1		Reserved		0	0	1		erved			
Description				0	1 0		Reserved	l	0	1	0	Rese	erved			
				0	1 1		Reserved	i	0	1	1	Rese	erved			
				1	0 0		Reserved		1	0	0		erved			
				1	0 1		6 bits / pix		1	0	1		/ pixel			
				1	1 0	1	8 bits / pix Reserved		1	1	0		/ pixel erved			
	If using	RGR Inte	orface			on seria	l interface	1	_ '		<u> </u>	11636	51 VEU			
	X = Don		Sildoc	muot	301001	on sona	micrace	•								
Restriction																
		Status Availability														
					N	ormal M	ode On, I		Off, SI	еер	Out	Yes				
Register					N	ormal M	ode On, I	dle Mode	On, SI	еер	Out	Yes				
Availability							ode On, Id					Yes				
					F	artial Mo	ode On, Id		On, Sle	еер	Out	Yes				
							Si	eep In				Yes				
					ç	Status					Defau	ult Value				
D ( )									DPI [2:				31 [2:0]			
Default			_	Powe		equence	!		3'b110				'b110			
			-			/ Reset / Reset		ľ	lo Char 3'b110				Change 'b110			
			L		110	rieset		l	30110			] 3	D110			
					_					ŗ		Leger	nd	;		
						COL	MOD (3Ah	)		i	Г	Comma	nd	į		
										I	/	Parame		,		
							<u> </u>				L		=	į		
Flow Chart							GB pixel fo			!	(	Display				
						31[2.0] W	OO pixei it	Jiliat	_/	ļ	<	Action	>	į		
										ļ	(	Mode		į		
					r					i						
						Any	Command			į		Sequential tr	ansfer	)		
										i				'		






# 9. Display Data RAM

## 9.1. Configuration

The display data RAM stores display dots and consists of 1,382,400 bits (240x18x320 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous panel read and interface read or write display data to the same location of the frame memory.








## 9.2. Memory to Display Address Mapping

### 9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF

In this mode, the content of frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0)












#### 9.2.2. Vertical Scroll Mode

There is a vertical scrolling mode, which is determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

The Vertical Scroll Mode function is explained by these examples in the following.







Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 320, Scrolling Mode is undefined.






### 9.2.3. Vertical Scroll Example

#### 9.2.4. Case1: TFA+VSA+BFA < 320

This setting is prohibited, unless unexpected picture will be shown.


### 9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)

The operation of Rolling Scrolling is explained by these examples in the following.






#### When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 0




#### When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 1








## 9.3. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits B5, B6, and B7 as described below.



B5	В6	B7	CASET			PASET
0	0	0	Direct to Physical Column F	Pointer	Direct to Phy	sical Page Pointer
0	0	1	Direct to Physical Column F	Pointer	Direct to (319	9-Physical Page Pointer)
0	1	0	Direct to (239-Physical Col	umn Pointer)	Direct to Phy	sical Page Pointer
0	1	1	Direct to (239-Physical Col	umn Pointer)	Direct to (319	9-Physical Page Pointer)
1	0	0	Direct to Physical Page Poi	nter	Direct to Phy	sical Column Pointer
1	0	1	Direct to (319-Physical Pag	je Pointer)	Direct to Phy	sical Column Pointer
1	1	0	Direct to Physical Page Poi	nter	Direct to (239	9-Physical Column Pointer)
1	1	1	Direct to (319-Physical Pag	je Pointer)	Direct to (239	9-Physical Column Pointer)
		Coi	ndition	Column	Counter	Page counter
Whei	n RAMW	R/RAMF	RD command is accepted	Return to "Sta	art column"	Return to "Start Page"
	Comple	ete Pixel	Read/Write action	Increment by	1	No change
			large than "End Column"	Return to "Sta	art column"	Increment by 1
The	e Page c	ounter is	large than "End Page"	Return to "Sta	art column"	Return to "Start Page"





#### Note:

Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5. The write order for each pixel unit is

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.


Display Data	MADCTR Parameter			Image in the Memory	Image in the Driver (Frame Memory)					
Direction	MV MX		МҮ	(MPU)	image in the Drivet (Frame Memory)					
Normal	0	0	0	B	Memory(0,0)  Counter(0,0)					
Y-Mirror	0	0	1	B	Memory(0,0)  E  Counter(0,0)					
X-Mirror	0	1	0	B	Memory(0,0) B Counter(0,0)					
X-Mirror Y-Mirror	0	1	1	B	Memory(0,0)  E  Counter(0,0)					
X-Y Exchange	1	0	0	B	Memor(0,0)   B					
X-Y Exchange Y-Mirror	1	0	1	В	Memory(0,0)    Counter(0,0)   B					
XY Exchange X-Mirror	1	1	0	B	Memory(0,0)  Counter(0,0)					
XY Exchange XY-Mirror	1	1	1	B	Memory(0,0)					






## 18.3 AC Characteristics

## 18.3.1 Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D147.01	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	For movimum CL 20:-F
D[15:0],	trat	Read access time	-	40	ns	For maximum CL=30pF
D[8:0], D[7:0]	tratfm	Read access time	-	340	ns	For minimum CL=8pF
ر۱.۰۱ ال	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V






#### CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.