Distributed by:

JAMECO

ELECTRONICS

## www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 42850

# HM62256 Series

#### 32768-word x 8-bit High Speed CMOS Static RAM

#### FEATURES

• High Speed: Fast Access Time 85/100/120/150ns (max.)

Low Power Standby and Low Power Operation;
 Standby: 200μW (typ)/10μW (typ) (L-version),

Operation: 40mW (typ.) (f = 1MHz)

Single 5V Supply

Completely Static RAM: No clock or Timing Strobe Required.

• Equal Access and Cycle Time

Common Data Input and Output, Three-state Output

Directly TTL Compatible: All Input and Output

Capability of Battery Back Up Operation (L-/L-SL version)


#### **ORDERING INFORMATION**

Type No.	Access Time	Package
HM62256P-8	85ns	
HM62256P-10	100ns	
HM62256P-12	120ns	
HM62256P-15	150ns	
HM62256LP-8	85ns	
HM62256LP-10	100ns	600 mil 28 pin
HM62256LP-12	120ns	Plastic DIP
HM62256LP-15	150ns	
HM62256LP-10SL	100ns	
HM62256LP-12SL	120ns	
HM62256LP-15SL	150ns	
HM62256FP-8T	85ns	
HM62256FP-10T	100ns	
HM62256FP-12T	120ns	
HM62256FP-15T	150ns	
HM62256LFP-8T	85 ns	
HM62256LFP-10T	100ns	28 pin
HM62256LFP-12T	120ns	Plastic SOP
HM62256LFP-15T	150ns	. 160110 001
HM62256LFP-10SLT	100ns	
HM62256LFP-12SLT	120ns	
HM62256LFP-15SLT	150ns	


#### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on any pin with relative to VSS	VT	-0.5°1 to +7.0	٧
Power Dissipation	PT	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tets	-55 to +125	°C
Temperature Under Bias	Thias	-10 to +85	°C


Note) \*1. -3.0V for pulse width  $\leq 50$ ns



#### **PIN ARRANGEMENT**



#### BLOCK DIAGRAM



#### **TRUTH TABLE**

CS	ŌĒ	WE	Mode	V <sub>CC</sub> Current	I/O Pin	Reference Cycle
Н	X	×	Not Selected	I <sub>SB</sub> , I <sub>SB1</sub>	High Z	
L	L	Н	Read	I <sub>CC</sub>	Dout	Read Cycle No. 1~3
L	Н	L	Write	Icc	Din	Write Cycle No. 1
L	L	L	Write	Icc	Din	Write Cycle No. 2

X means H or L

## ■ RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

ilem	Symbol	min.	typ.	max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Supply Voltage	$v_{SS}$	0	0	0	v
Input Voltage	V <sub>IH</sub>	2.2	0 0 0 0 2.2 - 6.0	v	
input voltage	VIL	-0.5 <sup>*1</sup>	-	0.8	v

Note) \*1. -3.0V for pulse width  $\geq 50$ ns

Item		Symbol	Test Condition	min	typ*1	max	Unit	
Input Leakage	Current	$ I_{LI} $	$V_{IN} = V_{SS}$ to $V_{CC}$	_	_	2	μA	
Output Leaka	ge Current	1/LO1	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	_	_	2	μA	
Operating Pow	er Supply Current	Icc	$\overline{\text{CS}} = V_{IL}, I_{I/O} = 0\text{mA}$		8	15	mA	
HM62256-8					50	70		
Average Operating	HM62256-10	,	W. C. I.		40	70		
Power HM62256-12	HM62256-12	ICC1	$I_{CCI}$ Min. Cycle, duty=100%, $\overline{CS}$ = $V_{IL}$ , $I_{I/O}$ =0mA		35	70	mA	
	HM62256-15			_	33	70		
		Icc2	$\overline{\text{CS}} = V_{IL}$ , $V_{IH} = V_{CC}$ , $V_{IL} = 0 \text{V}$ , $I_{I/O} = 0 \text{mA} f = 1 \text{MHZ}$	_	8	15	mA	
		ISB	$\overline{CS} = V_{IH}$		0.5	3	mA	
Standby Powe	Supply Current		$\overline{\text{CS}} \ge V_{CC}$ -0.2V, 0V $\le V_{IN}$		0.04	2	mA	
		I <sub>SB1</sub>			2*2	100*2	μА	
				_	2*3	50*3		
		VOL	I <sub>OL</sub> = 2.1 mA	_		0.4	v	
Output Voltag	e	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.4	_	_	v	

\*2. This characteristics is guaranteed only for L-version.

\*3. This characteristics is guaranteed only for L-SL version.

## ■ CAPACITANCE $(T_a = 25^{\circ}C, f = 1 \text{MHz})$

Item	Symbol	Test Condition	typ.	max.	Unit
Input Capacitance	Cin	V <sub>in</sub> =0V		6	pF
Input/Output Capacitance	C1/0	V <sub>I/O</sub> =0V	_	8	pF

Note) This parameter is sampled and not 100% tested.


## ■ AC CHARACTERISTICS ( $V_{CC}$ =5V±10%, $T_a$ =0 to +70°C unless otherwise noted)

- AC Test Conditions
  - O Input puise levels: 0.8V to 2.4V
  - O Input rise and fall times: 5ns
- Input and Output timing reference levels: 1.5V
- Output load: 1TTL Gate and C<sub>L</sub> (100pF) (Including scope and jig)


#### Read Cycle

Item	Cumbal	HM62256-8		HM62256-10		HM62256-12		HM62256-15		Unit
	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	Oint
Read Cycle Time	†RC	85	_	100	_	120	-	150	_	ns
Address Access Time	1AA		85	_	100	_	120	-	150	ns
Chip Select Access Time	IACS		85	_	100	-	120		- 150	ns
Output Enable to Output Valid	†OE	_	45	-	50	_	60	_	70	ns
Output Hold from Address Change	†OH	5	-	10	_	10	-	10	_	ns
Chip Selection to Output in Low Z	†CLZ	10		10	-	10	-	10	-	ns
Output Enable to Output in Low Z	tOLZ	5	_	5	-	5	-	5	-	ns
Chip Deselection to Output in High Z	†CHZ	0	30	0	35	0	40	0	50	ns
Output Disable to Output in High Z	tOHZ	0	30	0	35	0	40	0	50	ns

## Timing Waveform of Read Cycle No. 1<sup>[1]</sup>




## • Timing Waveform of Read Cycle No. 2<sup>[1][2][4]</sup>



HM62256 Series

# Timing Waveform of Read Cycle No. 3<sup>[1][3][4]</sup>



Notes) 1. WE is High for 2 and Cycle.

- 2 Device is contain usly selected,  $\overline{CS} = V_{IL}$ . 3. Address Valid prior to or coincident with  $\overline{CS}$  transition Low.
- 4. OE = VIL

#### Write Cycle

Tan-m	0	HM02230-6		HM02230-10		11M02230-12		11002230-13		Unit
Item	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	- Cint
Write Cycle Time	IWC	85	_	100	-	120	_	150	_	ns
Chip Selection to End of Write	1CW	75	_	80		85	_	100	-	ns
Address Valid to End of Write	IAW	75	_	80	-	85	-	100	_	ns
Address Set Up Time	!AS	0	-	0		0	-	0	_	ns
Write Pulse Width	1WP	60	_	60	-	70	_	90	-	ns
Write Recovery Time	TWR	10	_	0	_	0	_	0	-	ns
Write to Output in High Z	twHZ	0	30	0	35	0	40	0	50	ns
Data to Write Time Overlap	!DW	40	-	40	_	50	-	60	-	ns
Data Hold from Write Time	<sup>t</sup> DH	0	-	0	<u> </u>	0	_	0	-	ns
Output Disable to Output in High Z	tOHZ	0	30	0	35	0	40	0	50	ns
Output Active from End of Write	tow	5	-	5	-	5	-	5		ns

HM62256-8


HM62256-12

HM62256-10


HM62256-15

Unit

## Timing Waveform of Write Cycle No. 1 (OE Clock)



• Timing Waveform of Write Cycle No. 2<sup>[5]</sup> (OE Low Fixed)



Notes: 1. A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  and a low  $\overline{WE}$ .

- twR is measured from the earlier of CS or WE going high to the end of write cycle.
   During this period, I/O pins are in the output state. The input signals out of phase must not be applied
- outputs remain in a high impedance state.
- 5.  $\overrightarrow{OE}$  is continuously low.  $(\overrightarrow{OE} = V_{IL})$
- 6. Dout is in the same phase of written data of this write cycle.7. Dout is the read data of next address.
- 8. If CS is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O Pins.

4. If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition.


## LOW $V_{CC}$ DATA RETENTION CHARACTERISTICS ( $T_a = 0 \text{ to } +70^{\circ}\text{C}$ )

(This characteristics is guaranteed only for L-and L-SL version)

Item	Symbol	Test Conditions	min.	typ.	max.	Unit
V <sub>CC</sub> for Date Retention	V <sub>DR</sub>	$\overline{CS} \ge V_{CC} - 0.2V$	2.0	-	-	V
Data Retention Current		$V_{CC} = 3.0 \text{V}, \overline{\text{CS}} \ge 2.8 \text{V}$	-	-	50*2	
	I <sub>CCDR</sub>	$0V \leq V_{in}$	_	_	10*3	μА
Chip Deselect to Data Retention Time	<sup>‡</sup> CDR	Can Datastina Wassfar	0	_	_	ns
Operation Recovery Time	t <sub>R</sub>	See Retention Waveform	!RC+1	_	_	ns


- Note) \*1. tRC = Read Cycle Time
  - \*2. This characteristic is guaranteed only for L-version,  $20\mu A$  max. at  $T_a = 0$  to  $40^{\circ}$ C.
- \*3. This characteristic is guaranteed only for L-SL version,  $3\mu A$  max. at  $T_a = 0$  to  $40^{\circ}$  C.


### Low V<sub>CC</sub> Data Retention Waveform



Note) In Data Retention Mode, CS controls the Address, WE, OE, and Din Buffers. Vin for these inputs can be in high impedance state in data retention mode.

# SUPPLY CURRENT Vs. SUPPLY VOLTAGE (1) 1.6 1.4







0.4 t

0.7








Ambient Temperature Ta (°C)


## SUPPLY CURRENT vs. SUPPLY VOLTAGE (3)




## SUPPLY CURRENT VS. AMBIENT TEMPERATURE (3)

40

Ambient Temperature Ta (°C)



# ACCESS TIME VS. SUPPLY VOLTAGE



# Access Time tax (Normalized) 1.1 0.9 0.8


ACCESS TIME vs. AMBIENT TEMPERATURE

 $V_{cc} = 5.0 \text{V}$ 

1.3


1.2

0.7




#### STANDBY CURRENT VS. AMBIENT TEMPERATURE


Ambient Temperature Ta (°C)




### SUPPLY CURRENT VS. FREQUENCY (READ)




#### SUPPLY CURRENT VS. FREQUENCY (WRITE)




### INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




# OUTPUT CURRENT VA. OUTPUT VOLTAGE



#### ACCESS TIME VS. LOAD CAPACITANCE



# INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE



# OUTPUT CURRENT VI.

