


N-channel 600 V, 550 mΩ typ., 8 A, MDmesh™ DM2 Power MOSFET in a DPAK package

Features





Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STD8N60DM2	600 V	600 mΩ	8 A	85 W

- Fast-recovery body diode
- · Extremely low gate charge and input capacitance
- · Low on-resistance
- 100% avalanche tested
- · Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast-recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high-efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Product status link
STD8N60DM2

Product summary			
Order code STD8N60DM2			
Marking	8N60DM2		
Package	DPAK		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I_	Drain current (continuous) at T _{case} = 25 °C	8	Α
l _D	Drain current (continuous) at T _{case} = 100 °C	5	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	32	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	85	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/IIS
T _{stg}	Storage temperature range	-55 to 150	°C
T _j	Operating junction temperature range	-55 (0 150	C

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 8$ A, di/dt = 900 A/ μ s, V_{DS} peak $< V_{(BR)DSS}$, $V_{DD} = 400$ V
- 3. $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.47	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	C/VV

1. When mounted on a 1-inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR} ⁽¹⁾	Avalanche current, repetitive or not repetitive	2.5	Α
E _{AS} ⁽²⁾	Single pulse avalanche energy	430	mJ

- 1. Pulse width limited by T_{jmax} .
- 2. Starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V.

DS11054 - Rev 3 page 2/17



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
		V _{GS} = 0 V, V _{DS} = 600 V			1	
I_{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V,			100	μA
		$T_{case} = 125 ^{\circ}C^{(1)}$			100	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 4 A		550	600	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	449	-	
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V, f} = 1 \text{ MHz, V}_{GS} = 0 \text{ V}$	-	24	-	pF
C _{rss}	Reverse transfer capacitance		-	0.89	-	
C _{oss eq.} (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	42	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	6.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 8 A,	-	13.5	-	
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	3	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	7.7	-	

^{1.} $C_{\rm oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as $C_{\rm oss}$ when $V_{\rm DS}$ increases from 0 to 80% $V_{\rm DSS}$.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 4 A,	-	10	-	
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	6	-	
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	25.4	-	ns
t _f	Fall time	resistive load switching times and Figure 18. Switching time waveform)	-	9.5	-	

DS11054 - Rev 3 page 3/17



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		32	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 8 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/μs,	-	80		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	188		nC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	4.7		А
t _{rr}	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/μs,	-	160		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C	-	640		nC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	8		Α


^{1.} Pulse width is limited by safe operating area.


DS11054 - Rev 3 page 4/17


^{2.} Pulse test: pulse duration = $300 \mu s$, duty cycle 1.5%.





2.1 Electrical characteristics (curves)
















DS11054 - Rev 3 page 5/17




Figure 7. Capacitance variations C (pF) GADG210720161759CVR **10**3 C_{ISS} 102 Coss 10¹ f= 1 MHz C_{RSS} 100 10-1 $\vec{V}_{DS}\left(V\right)$ **10**º 10-1 10¹ 10²

R_{DS(on)} (norm.) (norm.) V_{GS} = 10 V (1.4) (1.







DS11054 - Rev 3 page 6/17



3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior





Figure 15. Test circuit for inductive load switching and diode recovery times



M01470v1

Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS11054 - Rev 3 page 7/17



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS11054 - Rev 3 page 8/17



4.1 DPAK (TO-252) type A package information

Figure 19. DPAK (TO-252) type A package outline



0068772_A_25

DS11054 - Rev 3 page 9/17



Table 8. DPAK (TO-252) type A mechanical data


Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

DS11054 - Rev 3 page 10/17



4.2 DPAK (TO-252) type E package information

Figure 20. DPAK (TO-252) type E package outline



0068772_type-E_rev.25


DS11054 - Rev 3 page 11/17



Table 9. DPAK (TO-252) type E mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
A	2.18		2.39
A2			0.13
b	0.65		0.884
b4	4.95		5.46
С	0.46		0.61
c2	0.46		0.60
D	5.97		6.22
D1	5.21		
Е	6.35		6.73
E1	4.32		
е		2.286	
e1		4.572	
Н	9.94		10.34
L	1.50		1.78
L1		2.74	
L2	0.89		1.27
L4			1.02

Figure 21. DPAK (TO-252) recommended footprint (dimensions are in mm)




FP_0068772_25


DS11054 - Rev 3 page 12/17



4.3 DPAK (TO-252) packing information

Figure 22. DPAK (TO-252) tape outline






AM08852v1

DS11054 - Rev 3 page 13/17



Figure 23. DPAK (TO-252) reel outline



AM06038v1

Table 10. DPAK (TO-252) tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim.	mm	
Dim.	Min.	Max.	Dilli.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bul	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

DS11054 - Rev 3 page 14/17



Revision history

Table 11. Document revision history

Date	Revision	Changes
12-May-2015	1	First release.
24-Nov-2016	2	Document status promoted from preliminary to production data. Updated title in cover page, Section 1: "Electrical ratings" and Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)".
07-Sep-2018	3	Removed maturity status indication from cover page. Added Section 4.2 DPAK (TO-252) type E package information. Minor text changes

DS11054 - Rev 3 page 15/17





Contents

1	Elec	trical ratingstrical ratings	2		
2	Electrical characteristics				
		Electrical characteristics (curves)			
3	Test	circuits	7		
4	Pac	kage information	8		
	4.1	DPAK (TO-252) type A package information	8		
	4.2	DPAK (TO-252) type E package information	10		
	4.3	DPAK (TO-252) packing information	12		
Rev	ision	history	15		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS11054 - Rev 3 page 17/17