

# Real-Time Systems

Lecture Topic - Accounting for Execution Efficiency


Dr. Sam Siewert

Electrical, Computer and Energy Engineering


Embedded Systems Engineering Program



### A Service Release and Response



# Service Response Timeline - WCET (With Intermediate I/O – WCET)




### Services and Execution Efficiency

- CPU Pipeline Stalls (Hazards)
  - Cache Miss/Hit
  - Off-Chip MMIO
  - Branch Misprediction
  - Data Dependencies
  - Register Pressure, MMR (Memory Mapped Registers)
- During Service Execution, Memory Mapped Register I/O
- External Memory I/O
- Cache Loads and Write-Backs
- In Memory Input/Output from Service to Service

### Pipelined Architecture Review

- Recall that Pipeline Yields CPI of 1 or Less
- Instruction Completed Each CPU Clock
- Unless Pipeline Stalls!



#### Service Execution

$$WCET = [(CPI_{best-case} \times Longest \_Path \_Inst \_Count) + Stall \_Cycles] \times Clk \_Period$$

- Efficiency of Execution
- Memory Access for Inter-Service Communication
- Bounded Intermediate I/O
- Ideally Lock Data and Code into Cache or Use Tightly Coupled Memory [Scratch Pad, Zero Wait State]

## Service Efficiency

- Path Length for a Release
  - Instruction Count
  - Longest Path Given Algorithm
    - Branches
    - Loop Iterations
    - Data Driven?
- Path Execution
  - Number of Cycles to Complete Path
  - Clocks Per Instruction
  - Number of Stall Cycles for Pipeline
    - Data Dependencies (Intermediate IO)
    - Cache Misses (Intermediate Memory Access)
    - Branch Mis-predictions (Small Penalty)

### Hiding Intermediate IO Latency

(Overlapping CPU and Bus I/O)

- ICT = Instruction Count Time
  - (CPI=1) x Inst\_Cnt x CPU\_Clk\_Period
  - Time to execute a block of instructions with no stalls, hence CPI=1
  - CPU Clk Cycles x CPU Clock Period
- IOT = Bus Interface IO Time
  - Bus IO Cycles x Bus Clock Period
  - Bus Clock Period / CPU\_Clk\_Period = Wait Clocks
- OR = Overlap Required
  - Percentage of CPU cycles that must be concurrent with I/O cycles
- NOA = Non-Overlap Allowable for Si to meet Di
  - Percentage of CPU cycles that can be in addition to IO cycle time without missing service deadline
- Di = Deadline for Service S<sub>i</sub> relative to release
  - interrupt or system call initiates S<sub>i</sub> request and S<sub>i</sub> execution
- CPI = Clocks Per Instruction for a block of instructions
  - IPC is Instructions Per Clock, Also Used, Just the Inverse (Superscalar, Pipelined)

### Processing and I/O Time Overlap

■ If Di < IOT, S<sub>i</sub> is *IO-Bound* 

Hardware Re-design REQUIRED

- If Di < ICT, S<sub>i</sub> is CPU-Bound
- if Di < (IOT + ICT) where (Di < IOT AND Di < ICT), deadline **Di can't be** met regardless of overlap, both IO-Bound and CPU-Bound
- Di >= (IOT + ICT) requires no overlap of IOT with ICT

No code I/O optimization required

- if Di < (IOT + ICT) where (Di >= IOT and Di >= ICT), overlap of IOT with ICT is required Code I/O optimization required
- CPI<sub>ICT</sub>=1 by definition for ICT alone (no stalls, best case efficiency)
- CPI<sub>actual</sub> = f<sub>efficiency</sub> x CPI<sub>ICT</sub>

#### Service Execution Efficiency – Waiting on Bus and Memory I/O

$$CPI_{worst-case} = (ICT + IOT) / ICT$$

$$CPI_{best-case} = (max(ICT, IOT)) / ICT$$

$$CPI_{required} = D_i / ICT$$

$$OR = 1 - [(D_i - IOT) / ICT]$$

$$Missed Deadline$$

$$Maximum Margin$$

$$OR = 1 - [(D_i - IOT) / ICT]$$

$$Meets Deadline$$

$$(with I/O hiding)$$

NOA = 
$$(D_i - IOT) / ICT$$
; OR + NOA = 1 (by definition)

### **CPI Units**

- CPI<sub>required</sub> = D<sub>i</sub> / ICT = Time/Time?
  - D<sub>i</sub> = Clocks x Clock\_T = Time [N x X nanoseconds]
  - ICT = CPI=1 x Num\_instructions x Clock\_T = Time [N x X nanoseconds]
- D<sub>i</sub> / ICT = (Clocks x Clock\_T) / (1 x Num\_instructions x Clock\_T)
  - Clocks / Num\_instructions = CPI<sub>required</sub> over deadline D<sub>i</sub>
- IPC = 1/CPI (IPC used for pipelined, superscalar)

### **Processing Latency Alone**

- Write Code with Memory Resident Frames
  - Load Frames in Advance
  - Process In-Memory Frames Over and Over
  - Do No I/O During Processing
  - Provides Baseline Measurement of Processing Latency per Frame Alone
  - Provides Method of Optimizing Processing Without IO Latency

