# Trabajo práctico final Circuitos Lógicos Programables


Especialización en Sistemas Embebidos

### **NCO**


(Oscilador controlado numéricamente)

**Alumno:** Ing. Leandro Arrieta **Profesor:** Ing. Nicolás Álvarez

Fecha: 18/04/2022



## 1. Diagrama en bloques




```
entity RCF is
    generic(
        N_RCF: natural := 8
    );
    port(
        clk_i : in std_logic;
        I_i : in std_logic_vector(N_RCF-1 downto 0);
        I_o : out std_logic_vector(N_RCF-1 downto 0);
        ena_i : in std_logic
    );
end;
```

Registro de control de frecuencia

```
process (clk i)
    -- Se hace de un bit mas para evitar desborde al sobrepasar el límite
   variable addr aux : integer range 0 to (2**(N RCF+1)):=0;
begin
   if rising edge(clk i) then
       if ena i = '1' then
            addr aux := addr aux + to integer(unsigned(I i)) + 1;
            if addr aux >= (2**N RCF) then
               addr aux := addr aux -(2**N RCF);
            end if:
            I o <= std logic vector(to unsigned(addr aux,N RCF));
       end if:
   end if;
end process;
```

# Registro de control de frecuencia



$$Fo = \frac{Fclk \times I_{\_i}}{M}$$

Memoria señal senoidal

```
process (clk i)
    -- Le doy un bit mas para evitar error por desborde
    variable address: integer range 0 to (2**(N mem+1));
begin
    if rising edge(clk i) then
        if ena i = '1' then
            address := to integer(unsigned(addr i));
            if address >= (2**N mem) then address := address -(2**N mem);
            end if;
            if
                 address= 0
                                then mem out <= "0111111111";
            elsif address= 1
                                then mem out <= "1000001100";
            elsif address= 2
                                then mem out <= "1000011000";
```

```
entity att is
    generic(
        N_att: natural := 3; -- numero de bits de atenuacion
        M_att: natural := 10 -- numero de bits de datos de salida
);
port(
    clk_i : in std_logic;
    ena_i : in std_logic;
    att_i : in std_logic_vector(N_att-1 downto 0);
    data_i : in std_logic_vector(M_att-1 downto 0);
    data_o : out std_logic_vector(M_att-1 downto 0)
);
end:
```

Bloque atenuador

```
process (clk_i)
   variable att_aux: integer range 0 to 2**N_att;
   variable data_aux: integer range 0 to 2**M_att;


begin
   att_aux := to_integer(unsigned(att_i));
   data_aux := to_integer(unsigned(data_i));

if rising_edge(clk_i) then
   if ena_i = '1' and att_aux/=0 then
        data_aux := data_aux / att_aux;
        data_o <= std_logic_vector(to_unsigned(data_aux,M_att));
   else
        data_o <= std_logic_vector(to_unsigned(0,M_att));
   end if;
end if;</pre>
```


## Simulación con GTKWave



#### Simulación en Vivado




## Esquemático con Vivado



#### Uso de recursos de la FPGA

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT      | 1297        | 17600     | 7.37          |
| LUTRAM   | 94          | 6000      | 1.57          |
| FF       | 2148        | 35200     | 6.10          |
| BRAM     | 1           | 60        | 1.67          |
| 10       | 1           | 100       | 1.00          |
| BUFG     | 2           | 32        | 6.25          |



## Prueba con ILA y VIO



