

## inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

#### Lecture 21 Thread Level Parallelism II



#### Parallel Processing: Multiprocessor Systems (MIMD)

• MP - A computer system with at least 2 processors:



- Q1 How do they share data?
- Q2 How do they coordinate?
- Q3 How many processors can be supported?



Garcia Lustig, Fall 2014 © UCB

#### Shared Memory Multiprocessor (SMP)


- Q1 Single address space shared by all processors/cores
- Q2 Processors coordinate/communicate through shared variables in memory (via loads and stores)
  - Use of shared data must be coordinated via synchronization primitives (locks) that allow access to data to only one processor at a time
- · All multicore computers today are SMP




Garcia Lustig, Fall 2014 © UCI

#### CS10 Review: Higher Order Functions with "CS10: Sum Reduction"

Useful HOFs (you can build your own!)





### CS61C Example: Sum Reduction


- · Sum 100,000 numbers on 100 processor SMP
  - Each processor has ID: 0 ≤ Pn ≤ 99
  - Partition 1000 numbers per processor
  - Initial summation on each processor [Phase I]
  - Aka, "the map phase"

- Aka, the map pro-sum[Pn] = 0; for (i = 1000\*Pn; i < 1000\*(Pn+1); i = i + 1) sum[Pn] = sum[Pn] + A[i]; ''' - Partial sums [Phase II]

- Now need to add these partial sums [Phase II]
  - Reduction: divide and conquer in "the reduce phase"
  - Half the processors add pairs, then quarter, ...
  - Need to synchronize between reduction steps



**Example: Sum Reduction** 



#### An Example with 10 Processors

sum[P0] sum[P1] sum[P2] sum[P3] sum[P4] sum[P5] sum[P6] sum[P7] sum[P8] sum[P9]






Garcia Lustig, Fall 2014 © UCB

#### An Example with 10 Processors

sum[P0] sum[P1] sum[P2] sum[P3] sum[P4] sum[P5] sum[P6] sum[P7] sum[P8] sum[P9]






Garcia Lustig, Fall 2014 © UCE

Garcia Lustig, Fall 2014 © UCB

#### Memory Model for Multi-threading



CAN BE SPECIFIED IN A LANGUAGE WITH MIMD SUPPORT – SUCH AS OPENMP

half = 100; repeat Peer Instruction synch();

/\* Proc 0 sums extra element if there is one \*/
if (half%2 != 0 && Pn == 0)
 sum[0] = sum[0] + sum[half-1];
half = half/2; /\* dividing line on who sums \*/
if (Pn < half) sum[Pn] = sum[Pn] + sum[Pn+half];
until (half == 1);</pre>

#### What goes in Shared? What goes in Private?

		half	sum	Pn		
	(a)	PRIVATE	PRIVATE	PRIVATE		
	(b)	PRIVATE	PRIVATE	SHARED		
	(c)	PRIVATE	SHARED	PRIVATE		
	(d)	SHARED	SHARED	PRIVATE		
	(e)	SHARED	SHARED	SHARED		




CS61C L21 Thread Level Parallelism II (13)

# Three Key Questions about Multiprocessors

- Q3 How many processors can be supported?
- Key bottleneck in an SMP is the memory system
- Caches can effectively increase memory bandwidth/open the bottleneck
- But what happens to the memory being actively shared among the processors through the caches?

#### **Shared Memory and Caches**


- · What if?
  - Processors 1 and 2 read Memory[1000] (value 20)



Garcia Lustig, Fall 2014 © UCB

#### **Shared Memory and Caches**

- · What if?
  - Processors 1 and 2 read Memory[1000]
  - Processor 0 writes Memory[1000] with 40



#### **Keeping Multiple Caches Coherent**

- Architect's job: shared memory → keep cache values coherent
- Idea: When any processor has cache miss or writes, notify other processors via interconnection network
  - If only reading, many processors can have copies
  - If a processor writes, invalidate all other copies
- Shared written result can "ping-pong" between caches

Garcia Lustig, Fall 2014 © UCI

#### How Does HW Keep \$ Coherent?

Each cache tracks state of each block in cache: Shared: up-to-date data, not allowed to write other caches may have a copy copy in memory is also up-to-date Modified: up-to-date, changed (dirty), OK to write no other cache has a copy, copy in memory is out-of-date - must respond to read request

Invalid: Not really in the cache

Garcia Lustig, Fall 2014 © UCB

#### 2 Optional Performance Optimizations of Cache Coherency via new States

Exclusive: up-to-date data, OK to write (change to modified) no other cache has a copy, copy in memory up-to-date

- Avoids writing to memory if block replaced
- Supplies data on read instead of going to memory

Owner: up-to-date data, OK to write (if invalidate shared copies first then change to modified)

other caches may have a copy (they must be in Shared state)

copy in memory not up-to-date

So, owner must supply data on read instead of going to memory

### Common Cache Coherency Protocol: MOESI (snoopy protocol)

· Each block in each cache is in one of the following states:

Modified (in cache) Owned (in cache) Exclusive (in cache) Shared (in cache) Invalid (not in cache)



Compatability Matrix: Allowed states for a given cache block in any pair of caches





#### Common Cache Coherency Protocol: MOESI (snoopy protocol)

• Each block in each cache is in one of the

following states:

Modified (in cache)

Owned (in cache)

Exclusive (in cache)


Shared (in cache)

Invalid (not in cache)

	М	0	Е	s	ı
M	X	X	X	X	1
0	X	X	X	1	1
E	×	X	X	X	1
s	X	1	X	1	1
1	1	1	1	1	1

Compatability Matrix: Allowed states for a given cache block in any pair of caches

Garcia Lustig, Fall 2014 © UCB



#### Cache Coherency and Block Size

- Suppose block size is 32 bytes
- Suppose Processor 0 reading and writing variable X, Processor 1 reading and writing variable Y
- Suppose in X location 4000, Y in 4012
- What will happen?
- Effect called false sharing
- How can you prevent it?



Garcia Lustig, Fall 2014 © UCB

#### DaMniki's Laptop? sysctl hw

Be careful!

You can \*change\*

some of these

values with

the wrong flags!

hw.ncpu: 2 hw.byteorder: 1234 hw.memsize: 8589934592

hw.activecpu: 2

hw.physicalcpu: 2 hw.physicalcpu\_max: 2

hw.logicalcpu: 2

hw.logicalcpu\_max: 2

hw.cputype: 7

hw.cpusubtype: 4 hw.cpu64bit\_capable: 1

hw.cpufamily: 2028621756

hw.cacheconfig: 2 1 2 0 0 0 0 0 0 0 hw.cachesize: 8321499136 32768 6291456 0 0 0 0 0 0 0

hw.pagesize: 4096

hw.busfrequency: 1064000000

hw.busfrequency\_min: 1064000000 hw.busfrequency\_max: 1064000000

.gufrequency: 3060000000

hw.cpufrequency\_max: 3060000000 hw.cachelinesize: 64

hw.l1icachesize: 32768

hw.l1dcachesize: 32768 hw.l2cachesize: 6291456

hw.tbfrequency: 1000000000 hw.packages: 1

hw.optional.floatingpoint: 1

hw.optional.mmx: 1 hw.optional.sse: 1

hw.optional.sse2: 1

hw.optional.sse3: 1

hw.optional.supplementalsse3: 1

hw.optional.sse4\_1: 1 hw.optional.sse4\_2: 0

hw.optional.x86 64: 1

hw.optional.aes: 0 hw.optional.avx1 0:0

hw.optional.rdrand: 0

hw.optional.f16c: 0 hw.optional.enfstrg: 0

hw.machine = x86\_64
Garcia Lustig, Fall 2014 © UCB

#### And In Conclusion, ...

- Sequential software is slow software
  - SIMD and MIMD only path to higher performance
- Multiprocessor (Multicore) uses Shared Memory (single address space)
- Cache coherency implements shared memory even with multiple copies in multiple caches
  - False sharing a concern

CS61C L21 Thread Level Parallelism II (24

• Next Time: OpenMP as simple parallel extension

Garcia Lustig, Fall 2014 © UCB