# CS 61C: Great Ideas in Computer Architecture (Machine Structures) Lecture 36: IO Basics

Instructor: Dan Garcia http://inst.eecs.Berkeley.edu/~cs61c/

#### Recall: 5 components of any Computer <u> Earlier Lectures</u> \_ \_ Current Lectures Keyboard, Computer Mouse **Processor Devices** Memory (active) (passive) Input 🕏 Control Disk, ("brain") (where Network programs, Output Datapath datailive ("brawn") when Display, running) Printer

#### Motivation for Input/Output

- I/O is how humans interact with computers
- I/O gives computers long-term memory.
- I/O lets computers do amazing things:



MIT Media Lab "Sixth Sense" http://youtu.be/ZfV4R4x2SK0

 Computer without I/O like a car w/no wheels; great technology, but gets you nowhere

# I/O Device Examples and Speeds

• I/O Speed: bytes transferred per second (from mouse to Gigabit LAN: 7 orders of magnitude!)

Device	Behavior	Partner	Data Rate (KBytes/s)
Keyboard	Input	Human	0.01
Mouse	Input	Human	0.02
Voice output	Output	Human	5.00
Floppy disk	Storage	Machine	50.00
Laser Printer	Output	Human	100.00
Magnetic Disk	Storage	Machine	10,000.00
Wireless Network	I or O	Machine	10,000.00
Graphics Display	Output	Human	30,000.00
Wired LAN Network	I or O	Machine	125,000.00

When discussing transfer rates, use 10x


# What do we need to make I/O work? • A way to connect many types of devices • A way to control these devices, respond to them, and transfer data • A way to present them to user programs so they are useful

# Instruction Set Architecture for I/O

- What must the processor do for I/O?
  - Input: reads a sequence of bytes
  - Output: writes a sequence of bytes
- Some processors have special input and output instructions
- · Alternative model (used by MIPS):
  - Use loads for input, stores for output (in small pieces)
  - Called Memory Mapped Input/Output
  - A portion of the address space dedicated to communication paths to Input or Output devices (no memory there)

# Memory Mapped I/O

- Certain addresses are not regular memory
- Instead, they correspond to registers in I/O devices



### Processor-I/O Speed Mismatch

- 1GHz microprocessor can execute 1 billion load or store instructions per second, or 4,000,000 KB/s data rate
  - I/O devices data rates range from 0.01 KB/s to 125,000
- Input: device may not be ready to send data as fast as the processor loads it
  - Also, might be waiting for human to act
- Output: device not be ready to accept data as fast as processor stores it
- What to do?

#### **Processor Checks Status before Acting**

- Path to a device generally has 2 registers:
  - Control Register, says it's OK to read/write (I/O ready) [think of a flagman on a road]
  - Data Register, contains data
- Processor reads from Control Register in loop, waiting for device to set Ready bit in Control reg  $(0 \Rightarrow 1)$  to say its OK
- Processor then loads from (input) or writes to (output) data register
  - Load from or Store into Data Register resets Ready bit  $(1 \Rightarrow 0)$  of Control Register
- · This is called "Polling"

# I/O Example (polling)

• Input: Read from keyboard into \$v0

```
$t0, 0xffff #ffff0000
                 lui
Waitloop:
                  lw
                         $t1, 0($t0) #control
                 andi
                        $t1,$t1,0x1
                        $t1,$zero, Waitloop
$v0, 4($t0) #data
                 beq
                 lw
```

· Output: Write to display from \$a0

```
$t0, 0xffff #ffff0000
               lui
Waitloop:
               lw
                     $t1, 8($t0) #control
                     $t1,$t1,0x1
               andi
                     $t1,$zero, Waitloop
                     $a0, 12($t0) #data
```

"Ready" bit is from processor's point of view!

# Cost of Polling a Mouse?

- Assume for a processor with a 1GHz clock it takes 400 clock cycles for a polling operation (call polling routine, accessing the device, and returning). Determine % of processor time for polling
- Mouse: polled 30 times/sec so as not to miss user
- Mouse Polling [clocks/sec]
  - = 30 [polls/s] \* 400 [clocks/poll] = 12K [clocks/s]
- % Processor for polling: 12\*10<sup>3</sup> [clocks/s] / 1\*10<sup>9</sup> [clocks/s] = 0.0012%
  - ⇒ Polling mouse little impact on processor

#### % Processor time to poll hard disk

- Hard disk: transfers data in 16-Byte chunks and can transfer at 16 MB/second. No transfer can be missed. (we'll come up with a better way to do this)
- Frequency of Polling Disk
  - = 16 [MB/s] / 16 [B/poll] = 1M [polls/s]
- Disk Polling, Clocks/sec = 1M [polls/s] \* 400 [clocks/poll] = 400M [clocks/s]
- % Processor for polling:
- $400*10^6$  [clocks/s] /  $1*10^9$  [clocks/s] = 40%
- ⇒ Unacceptable

(Polling is only part of the problem – main problem is that accessing in small chunks is inefficient)

# What is the alternative to polling?

- Wasteful to have processor spend most of its time "spin-waiting" for I/O to be ready
- Would like an unplanned procedure call that would be invoked only when I/O device is ready
- Solution: use exception mechanism to help I/O. Interrupt program when I/O ready, return when done with data transfer

# **Exceptions and Interrupts**

- "Unexpected" events requiring change in flow of control
  - Different ISAs use the terms differently
- Exception
  - Arises within the CPU
  - e.g., Undefined opcode, overflow, syscall, TLB Miss,...
- Interrupt
  - From an external I/O controller
- Dealing with them without sacrificing performance is difficult

15

# **Handling Exceptions**

- In MIPS, exceptions managed by a System Control Coprocessor (CP0)
- Save PC of offending (or interrupted) instruction
  - In MIPS: save in special register called Exception Program Counter (EPC)
- Save indication of the problem
  - In MIPS: saved in special register called *Cause* register
  - We'll assume 1-bit
  - 0 for undefined opcode, 1 for overflow
- $^{\bullet}\,$  Jump to exception handler code at address  $8000~0180_{\text{hex}}$

# **Exception Properties**

- · Restartable exceptions
  - Pipeline can flush the instruction
  - Handler executes, then returns to the instruction
    - Refetched and executed from scratch
- · PC saved in EPC register
  - Identifies causing instruction
  - Actually PC + 4 is saved because of pipelined implementation
    - Handler must adjust PC to get right address

17

#### **Handler Actions**


- Read Cause register, and transfer to relevant handler
- · Determine action required
- If restartable exception
  - Take corrective action
  - use EPC to return to program
- Otherwise
  - Terminate program
  - Report error using EPC, cause, ...


18

# **Exceptions in a Pipeline**

- · Another kind of control hazard
- Consider overflow on add in EX stage add \$1, \$2, \$1
  - Prevent \$1 from being clobbered
  - Complete previous instructions
  - Flush add and subsequent instructions
  - Set Cause and EPC register values
- Transfer control to handler
- · Similar to mispredicted branch
  - Use much of the same hardware

19






# I/O Interrupt

- An I/O interrupt is like an exception except:
  - An I/O interrupt is "asynchronous"
  - More information needs to be conveyed
- An I/O interrupt is asynchronous with respect to instruction execution:
  - I/O interrupt is not associated with any instruction, but it can happen in the middle of any given instruction
  - I/O interrupt does not prevent any instruction from completion

22



#### Benefit of Interrupt-Driven I/O

- Find the % of processor consumed if the hard disk is only active 5% of the time. Assuming 500 clock cycle overhead for each transfer, including interrupt:
  - Disk Interrupts/s = 5% \* 16 [MB/s] / 16 [B/interrupt] = 50,000 [interrupts/s]
  - Disk Interrupts [clocks/s]
  - = 50,000 [interrupts/s] \* 500 [clocks/interrupt]
  - = 25,000,000 [clocks/s]
  - % Processor for during transfer:
  - 2.5\*10<sup>7</sup> [clocks/s] / 1\*10<sup>9</sup> [clocks/s] = **2.5% Busy**
- DMA (Direct Memory Access) even better only one interrupt for an entire page!

#### "And in conclusion..."

- I/O gives computers their 5 senses + long term memory
- I/O speed range is 7 Orders of Magnitude (or more!)
- Processor speed means must synchronize with I/O devices before use
- Polling works, but expensive
  - processor repeatedly queries devices
- Interrupts work, more complex
  - we'll talk about these next
- I/O control leads to Operating Systems

4