



inst.eecs.berkeley.edu/~cs61c
CS61C : Machine Structures
Lecture 24
State Circuits : Circuits that Remember



Senior Lecturer SOE Dan Garcia
www.cs.berkeley.edu/~ddgarcia

Bio NAND gate → Researchers at Imperial College in London have built a biological NAND gate using E. Coli, and showed you could build bigger circuits too. You can't ask for more relevance!!



www.nature.com/ncomms/journal/v2/n10/full/ncomms1516.html

CS61C L24 State Elements : Circuits that Remember (1) Garcia, Fall 2014 © UCB

Review

- ISA is very important abstraction layer
 - Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- Two types of circuits:
 - Stateless Combinational Logic (&,!,~)
 - State circuits (e.g., registers)

CS61C L24 State Elements : Circuits that Remember (2) Garcia, Fall 2014 © UCB


Uses for State Elements

1. As a place to store values for some indeterminate amount of time:
 - Register files (like \$1-\$31 on the MIPS)
 - Memory (caches, and main memory)
2. Help control the flow of information between combinational logic blocks.
 - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.

CS61C L24 State Elements : Circuits that Remember (3) Garcia, Fall 2014 © UCB

Accumulator Example

Why do we need to control the flow of information?




Want: `S=0;`
`for (i=0; i<n; i++)`
`S = S + Xi`

Assume:

- Each X value is applied in succession, one per cycle.
- After n cycles the sum is present on S.

CS61C L24 State Elements : Circuits that Remember (4) Garcia, Fall 2014 © UCB

First try...Does this work?




Nope!

Reason #1... What is there to control the next iteration of the 'for' loop?


Reason #2... How do we say: 'S=0'?

CS61C L24 State Elements : Circuits that Remember (5) Garcia, Fall 2014 © UCB

Second try...How about this?



Rough timing...




Time

Register is used to hold up the transfer of data to adder.

CS61C L24 State Elements : Circuits that Remember (6) Garcia, Fall 2014 © UCB

Register Details...What's inside?



- n instances of a “Flip-Flop”
- Flip-flop name because the output flips and flops between 0,1
- D is “data”, Q is “output”
- Also called “d-type Flip-Flop”




CS61C L24 State Elements - Circuits that Remember (7)

Garcia, Fall 2014 © UCB

What's the timing of a Flip-flop? (1/2)

- Edge-triggered d-type flip-flop
 - This one is “positive edge-triggered”
- “On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored.”

- Example waveforms:




CS61C L24 State Elements - Circuits that Remember (8)

Garcia, Fall 2014 © UCB

What's the timing of a Flip-flop? (2/2)

- Edge-triggered d-type flip-flop
 - This one is “positive edge-triggered”
- “On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored.”
- Example waveforms (more detail):




CS61C L24 State Elements - Circuits that Remember (9)

Garcia, Fall 2014 © UCB

Accumulator Revisited (proper timing 1/2)

- Reset input to register is used to force it to all zeros (takes priority over D input).
- S_{i-1} holds the result of the $i^{th}-1$ iteration.
- Analyze circuit timing starting at the output of the register.




CS61C L24 State Elements - Circuits that Remember (10)

Garcia, Fall 2014 © UCB

Accumulator Revisited (proper timing 2/2)


- reset signal shown.
- Also, in practice X might not arrive to the adder at the same time as S_{i-1}
- S_i temporarily is wrong, but register always captures correct value.
- In good circuits, instability never happens around rising edge of clk.



CS61C L24 State Elements - Circuits that Remember (11)

Garcia, Fall 2014 © UCB

Maximum Clock Frequency



Hint...
Frequency = 1/Period

- What is the maximum frequency of this circuit?

$$\text{Max Delay} = \text{Setup Time} + \text{CLK-to-Q Delay} + \text{CL Delay}$$




CS61C L24 State Elements - Circuits that Remember (12)

Garcia, Fall 2014 © UCB

Hardware Implementation of FSM

... Therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each state.




CS61C L24 State Elements : Circuits that Remember (19)

Garcia, Fall 2014 © UCB

Hardware for FSM: Combinational Logic

Next lecture we will discuss the detailed implementation, but for now can look at its functional specification, truth table form.



Truth table...


PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1



CS61C L24 State Elements : Circuits that Remember (20)

Garcia, Fall 2014 © UCB

General Model for Synchronous Systems



- Collection of CL blocks separated by registers.
- Registers may be back-to-back and CL blocks may be back-to-back.
- Feedback is optional.
- Clock signal(s) connects only to clock input of registers.



CS61C L24 State Elements : Circuits that Remember (21)

Garcia, Fall 2014 © UCB


Peer Instruction

- 1) HW feedback akin to SW recursion
- 2) The minimum period of a **usable synchronous circuit** is at least the CLK-to-Q delay
- 3) You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input.

123
a: **FFF**
a: **FFT**
b: **FTF**
b: **FTT**
c: **TFF**
d: **TFT**
d: **TTT**
e: **TTT**

Garcia, Fall 2014 © UCB

Design Hierarchy



CS61C L24 State Elements : Circuits that Remember (24)

Garcia, Fall 2014 © UCB

"And In conclusion..."

- State elements are used to:
 - Build memories
 - Control the flow of information between other state elements and combinational logic
- D-flip-flops used to build registers
- Clocks tell us when D-flip-flops change
 - Setup and Hold times important
- We pipeline long-delay CL for faster clock
- Finite State Machines extremely useful
 - You'll see them again 150, 152, 164, 172, ...



CS61C L24 State Elements : Circuits that Remember (25)

Garcia, Fall 2014 © UCB