
#### inst.eecs.berkeley.edu/~cs61c

#### **CS61C: Machine Structures**

Lecture 13 - Caches II

2014-09-29



# Instructor: Miki Lustig

August 2014: IBM Unveils a 'Brain-Like' Chip With 4,000 Processor Cores

TrueNorth comes packed with 4,096 processor cores, and it mimics one million human neurons and 256 million synapses. The chip is meant to run neural-net processing for recognition.






http://www.wired.com/2014/08/ibm-unveils-a-brain-like-chip-with-4000-processor-cores/

Garcia, Lustig Fall 2014 © UCB


#### **Review: Direct-Mapped Cache Terminology**

- Index
  - specifies the cache index ("row"/block)
- Offset
  - Specifies which byte within the block we want
- Tag
  - Distinguish between all the memory addresses that map to the same location





## Review: Direct-Mapped Cache




## **Review: TIO** Dan's great cache mnemonic

AREA (cache size, B)
= HEIGHT (# of blocks)


\* WIDTH (size of one block, B/block)

Tag Index Offset

WIDTH (size of one block, B/block)




HEIGHT (# of blocks)





### **How to Split Cache?**

- Small or large block sizes?
  - Large
    - Better spatial locality
    - Too large, misses increase with large penalty





### **Memory Access without Cache**

- •Load word instruction: lw \$t0, 0(\$t1)
- •\$t1 contains  $1022_{ten}$ , Memory[1022] = 99

- 1. Processor issues address 1022<sub>ten</sub> to Memory
- 2. Memory reads word at address 1022<sub>ten</sub> (99)
- 3. Memory sends 99 to Processor
- 4. Processor loads 99 into register \$t1



Garcia, Lustig Fall 2014 © UCB

### **Memory Access with Cache**

- •Load word instruction: lw \$t0, 0(\$t1)
- •\$t1 contains  $1022_{ten}$ , Memory[1022] = 99
- With cache (similar to a hash)
  - 1. Processor issues address 1022<sub>ten</sub> to Cache
  - 2. Cache checks to see if has copy of data at address 1022<sub>ten</sub>
    - 2a. If finds a match (Hit): cache reads 99, sends to processor
    - 2b. No match (Miss): cache sends address 1022 to Memory
      - I. Memory reads 99 at address 1022<sub>ten</sub>
      - II. Memory sends 99 to Cache
      - III. Cache replaces word with new 99
    - IV. Cache sends 99 to processor
  - 3. Processor loads 99 into register \$t1



## **Caching Terminology**

- •When reading memory, 3 things can happen:
  - cache hit: cache block is valid and contains proper address, so read desired word
  - cache miss:
     nothing in cache in appropriate block, so fetch
     from memory
  - cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)



#### **Cache Terms**

- •Hit rate: fraction of access that hit in the cache [0.0-1.0]
- Miss rate: 1 Hit rate
- Miss penalty: time to replace a block from lower level in memory hierarchy to cache
- ·Hit time: time to access cache memory (including tag comparison)

Abbreviation: "\$" = cache



# Accessing data in a direct mapped cache

- Ex.: 16KiB of data, direct-mapped, 4 word blocks
  - Can you work out height, width, area?
- Read 4 addresses


 $1.0 \times 00000014$ 

2.0x000001C

 $3.0 \times 00000034$ 

 $4.0 \times 00008014$ 

Memory vals here:



## Accessing data in a direct mapped cache

#### •4 Addresses:

```
• 0x0000014, 0x000001C,
0x0000034, 0x00008014
```

•4 Addresses divided (for convenience) into Tag, Index, Byte Offset fields

```
0000000000000000 000000001
```

0000000000000000 000000001 1100

0000000000000000 000000011 0100

00000000000000010 0000000001 0100



Tag

Index Offset

### 16 KiB Direct Mapped Cache, 16B blocks

 Valid bit: determines whether anything is stored in that row (when computer initially turned on, all entries invalid)

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
•••			•••	•••	•••	•••
1022	0					
1023	0					

### 1. Read 0x0000014

• 0000000000000000000000

Tag

000000001

**Index Field** 

0100

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
		•••	•••	•••	•••	•••
1022	0					
1023	0					

## So we read block 1 (000000001)

• 00000000000000000

000000001

0100

Tag

**Index Field** 

offset

	Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
	0	0					
	1	0					
	2	0					
	3	0					
	4	0					
	5	0					
	6	0					
	7	0					
							•••
	1022	0					
, [	1023	0					

## No valid data

• 00000000000000000

000000001

0100

Tag

**Index Field** 

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	(0)					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
		•••	•••			•••
1022	0					
1023	0					

## So load that data into cache, setting tag, valid

Tag

000000001

0100

**Index Field** 

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
•••		•••				
1022	0					
1023	0					

# Read from cache at offset, return word b

• 00000000000000000

Tag

000000001

**Index Field** 

0100

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	Р	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
•••		•••	•••	•••	•••	•••
1022	0					
1023	0					

## 2. Read 0x0000001C = 0...00 0..001 1100

• 00000000000000000

000000001

1100

Tag

**Index Field** 

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
•••			•••	•••	•••	
1022	0					
1023	0					

#### **Index** is Valid

• 00000000000000000

Tag

000000001

Index Field

offset


1100

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	d	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
		•••	•••	•••	•••	
1022	0					
1023	0					


## Index valid, Tag Matches

1023

0



## Index Valid, Tag Matches, return d



#### 3. Read 0x00000034 = 0...00 0..011 0100

• 00000000000000000

000000011

0100

Tag

**Index Field** 

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
•••			•••	•••	•••	
1022	0					
1023	0					

Garcia,Lustig Fall 2014 © UCB

### So read block 3

• 00000000000000000

Tag

000000011

Index Field

offset

0100

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
		•••	•••	•••	•••	•••
1022	0					
1023	0					

### No valid data

• 0000000000000000000000

Tag

000000011

0100

**Index Field** 

offset

	Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
	0	0					
	1	1	0	d	С	b	a
	2	0					
	3	(0)					
	4	0					
	5	0					
	6	0					
	7	0					
			•••	•••			•••
	1022	0					
,	1023	0					

## Load that cache block, return word f

• 00000000000000000

Tag

000000011

**Index Field** 

0100 offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	b	a
2	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					
		•••	•••	•••	•••	•••
1022	0					
1023	0					

## 4. Read 0x00008014 = 0...10 0..001 0100

000000001

0100

Tag

**Index Field** 

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	b	a
2	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					
			•••	•••	•••	•••
1022	0					
1023	0					

## So read Cache Block 1, Data is Valid

Tag

000000001

**Index Field** 

0100

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	b	a
2	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					
		•••	•••	•••	•••	•••
1022	0					
1023	0					

## Cache Block 1 Tag does not match (0 != 2)

Tag

000000001

0100

**Index Field** 

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
IIIUGA		ray	UXC-I	UXO-D	UA4-1	0.0-3
0	0					
1	1	0	d	С	b	a
2	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					
•••			***			•••
1022	0					
1023	0					

# Miss, so replace block 1 with new data & tag

000000001

0100

**Index Field** 

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	2	1	k	j	i
2	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					
•••					•••	
1022	0					
1023	0					

## And return word J

Tag

000000001

**Index Field** 

0100

offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	2		k	j	i
2	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					
•••		•••			•••	•••
1022	0					
1023	0					

# Do an example yourself. What happens?

- Chose from: Cache: Hit, Miss, Miss w. replace Values returned: a ,b, c, d, e, ..., k, l

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	2	I	k	j	i
2	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					
		•••	•••			•••
1022	0					
1023	0					

Address (hex)	value of word
• •	•
0000010	a
0000014	
0000018	C
000001C	d
• •	•
00000030	e
00000034	f
0000038	g
000003C	h
•	
00008010	
00008014	
00008018	$(\mathbf{k})$
0000801C	
• • •	Garcia,Lustig Fall 2014 © UCB

Memory

Value of Word



#### **Answers**


•0x00000030 a <u>hit</u>

Index = 3, Tag matches, Offset = 0, value = e

•0x000001c a miss

Index = 1, Tag mismatch, so replace
 from memory,
 Offset = 0xc, value = d

- Since reads, values must = memory values whether or not cached:
  - -0x00000030 = e
  - -0x0000001c = d





# Multiword-Block Direct-Mapped Cache


 Four words/block, cache size = 4K words Byte Data Hit offset Block offset Tag 18 **1**10 Index Data Index Valid Tag 1021 1022 ∏ 1023 18 "MUX" **AND** 4→1 Multiplexor



What kind of locality are we taking advantage of?


#### **Peer Instruction**

- 1) Mem hierarchies were invented before 1950. (UNIVAC I wasn't delivered 'til 1951)
- 2) All caches take advantage of spatial locality.
- 3) All caches take advantage of temporal locality.



## **Peer Instruction**

- A. For a given cache size: a larger block size can cause a lower hit rate than a smaller one.
- B. If you know your computer's cache size, you can often make your code run faster.
- C. Memory hierarchies take advantage of spatial locality by keeping the most recent data items closer to the processor.





#### And in Conclusion...

- Mechanism for transparent movement of data among levels of a storage hierarchy

  - set of address/value bindings
    address ⇒ index to set of candidates
  - compare desired address with tag
    service hit or miss
    load new block and binding on miss





CS61C L13 : Caches II () Garcia, Lustig Fall 2014 © UCB