


CS 61C: Great Ideas in Computer Architecture (Machine Structures)
Lecture 30: Single-Cycle CPU
Datapath Control Part 2

Instructor: Miki Garcia
<http://inst.eecs.berkeley.edu/~cs61c>

FUNCTIONAL MRI REVEALS AMOUNT PARALLEL PROCESSING IN BRAIN?


MIT Technology Review: Using independent component analysis on fMRI data during visuo-motor task, researchers from Greece conclude that there are about 50 parallel processes ("cores") in the brain



<http://science.slashdot.org/story/14/11/08/1913229/fmri-data-reveals-how-many-parallel-processes-run-in-the-brain>

Design Steps – What we did

- MIPS light ISA:
 - ADDU, SUBU, ORI, LOAD, STORE, BEQ




Review: Processor Design 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
 - Meaning of each instruction is given by register transfers
 - Datapath must include storage element for ISA registers
 - Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic

Processor Design: 5 steps


- Step 1: Analyze instruction set to determine datapath requirements
 - Meaning of each instruction is given by register transfers
 - Datapath must include storage element for ISA registers
 - Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic

Add & Subtract Ctrl + data timing



3c: Logical Op (or) with Immediate


- $R[rt] = R[rs] \text{ op } \text{ZeroExt}[\text{imm16}]$



3d: Load Operations

- $R[rt] = \text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]]$


Example: `lw rt, rs, imm16`



3d: Load Operations

- $R[rt] = \text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]]$


Example: `lw rt, rs, imm16`



3e: Store Operations

- $\text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]] = R[rt]$


Ex.: `sw rt, rs, imm16`




3e: Store Operations

- $\text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]] = R[rt]$

Ex.: `sw rt, rs, imm16`



3f: The Branch Instruction




`beq rs, rt, imm16`


- `mem[PC]` Fetch the instruction from memory
- `Equal = R[rs] == R[rt]` Calculate branch condition
- if (Equal) Calculate the next instruction's address
 - $\text{PC} = \text{PC} + 4 + (\text{SignExt}(\text{imm16}) \times 4)$
- else
 - $\text{PC} = \text{PC} + 4$

Datapath for Branch Operations


beq rs, rt, imm16




Datapath generates condition (Equal)




Instruction Fetch Unit including Branch



- if (Zero == 1) then $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$; else $PC = PC + 4$




Putting it All Together: A Single Cycle Datapath




Datapath Control Signals


- ExtOp: "zero", "sign"
- ALUSrc: 0 \Rightarrow regB; 1 \Rightarrow imm
- ALUctr: "ADD", "SUB", "OR"
- MemWr: 1 \Rightarrow write memory
- MemtoReg: 0 \Rightarrow ALU; 1 \Rightarrow Mem
- RegDst: 0 \Rightarrow "rt"; 1 \Rightarrow "rd"
- RegWr: 1 \Rightarrow write register



Given Datapath: RTL \rightarrow Control



RTL: The Add Instruction




add rd, rs, rt

- MEM[PC] Fetch the instruction from memory
- $R[\text{rd}] = R[\text{rs}] + R[\text{rt}]$ The actual operation
- $PC = PC + 4$ Calculate the next instruction's address

Instruction Fetch Unit at the Beginning of Add


- Fetch the instruction from Instruction memory: Instruction = MEM[PC]

– same for all instructions



Single Cycle Datapath during Add


$$R[rd] = R[rs] + R[rt]$$




Instruction Fetch Unit at End of Add

- PC = PC + 4

– Same for all instructions except: Branch and Jump



P&H Figure 4.17



Summary of the Control Signals (1/2)

inst Register Transfer

```
add    R[rd] ← R[rs] + R[rt]; PC ← PC + 4
       ALUSrc=RegB, ALUctr="ADD", RegDst=rd, RegWr, nPC_sel="4"

sub    R[rd] ← R[rs] - R[rt]; PC ← PC + 4
       ALUSrc=RegB, ALUctr="SUB", RegDst=rd, RegWr, nPC_sel="4"


ori    R[rt] ← R[rs] + zero_ext(Imm16); PC ← PC + 4
       ALUSrc=Im, Extop="Z", ALUctr="OR", RegDst=rt, RegWr, nPC_sel="4"

lw     R[rt] ← MEM[ R[rs] + sign_ext(Imm16) ]; PC ← PC + 4
       ALUSrc=Im, Extop="sn", ALUctr="ADD", MemtoReg, RegDst=rt, RegWr,
       nPC_sel = "4"

sw     MEM[ R[rs] + sign_ext(Imm16) ] ← R[rs]; PC ← PC + 4
       ALUSrc=Im, Extop="sn", ALUctr = "ADD", MemWr, nPC_sel = "4"

beq    if (R[rs] == R[rt]) then PC ← PC + sign_ext(Imm16) || 00
       else PC ← PC + 4
       nPC_sel = "br", ALUctr = "SUB"
```

Summary of the Control Signals (2/2)

See Appendix A		10 0000	10 0010	We Don't Care :-)				
		00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
		add	sub	ori	lw	sw	beq	jump
RegDst		1	1	0	0	x	x	x
ALUSrc		0	0	1	1	1	0	x
MemtoReg		0	0	0	1	x	x	x
RegWrite		1	1	1	1	0	0	0
MemWrite		0	0	0	0	1	0	0
nPCsel		0	0	0	0	0	1	?
Jump		0	0	0	0	0	0	1
ExtOp		x	x	0	1	1	x	x
ALUctr<2:0>		Add	Subtract	Or	Add	Add	Subtract	x

	31	26	21	16	11	6	0	
R-type	op		rs	rt	rd	shamt	funct	add, sub
I-type	op		rs	rt	immediate			ori, lw, sw, beq
J-type	op		target address					jump

Boolean Expressions for Controller

```
RegDst      = add + sub
ALUSrc      = ori + lw + sw
MemtoReg    = lw
RegWrite     = add + sub + ori + lw
MemWrite     = sw
nPCsel      = beq
Jump        = jump
ExtOp       = lw + sw
ALUctr[0]   = sub + beq      (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1]   = or
```


Where:

$$\begin{aligned} \text{rtype} &= \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \sim \text{op}_1 \cdot \sim \text{op}_0, \\ \text{ori} &= \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \text{op}_3 \cdot \text{op}_2 \cdot \sim \text{op}_1 \cdot \text{op}_0 \\ \text{lw} &= \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0 \\ \text{sw} &= \text{op}_5 \cdot \sim \text{op}_4 \cdot \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0 \\ \text{beq} &= \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \text{op}_2 \cdot \sim \text{op}_1 \cdot \sim \text{op}_0 \\ \text{jump} &= \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \sim \text{op}_0 \end{aligned}$$

How do we
implement this in
gates?

$$\begin{aligned} \text{add} &= \text{rtype} \cdot \text{func}_5 \cdot \sim\text{func}_4 \cdot \sim\text{func}_3 \cdot \sim\text{func}_2 \cdot \sim\text{func}_1 \cdot \sim\text{func}_0 \\ \text{sub} &= \text{rtype} \cdot \text{func}_5 \cdot \sim\text{func}_4 \cdot \sim\text{func}_3 \cdot \sim\text{func}_2 \cdot \text{func}_1 \cdot \sim\text{func}_0 \end{aligned}$$

Controller Implementation



Peer Instruction


- 1) We **should use the main ALU** to compute $PC=PC+4$ in order to save some gates
- 2) The **ALU is inactive** for memory reads (loads) or writes (stores).


12

- a) FF
- b) FT
- c) TF
- d) TT
- e) Help!

Summary: Single-cycle Processor

- Five steps to design a processor:


1. Analyze instruction set → datapath requirements
 2. Select set of datapath components & establish clock methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits
- 
- The diagram illustrates the components of a processor datapath. It features a large rectangle on the left labeled 'Processor' at the top. Inside this rectangle are two smaller boxes: a blue one labeled 'Control' and a red one labeled 'Datapath'. To the right of the 'Processor' block is a tall, narrow rectangle labeled 'Memory'. Further to the right are two smaller rectangles, one labeled 'Input' and one labeled 'Output'.




Bonus Slides

- How to implement Jump

Single Cycle Datapath during Jump




Single Cycle Datapath during Jump




Instruction Fetch Unit at the End of Jump

- New PC = { PC[31..28], target address, 00 }



Instruction Fetch Unit at the End of Jump

- New PC = { PC[31..28], target address, 00 }



Query

- Can Zero still get asserted?
- Does nPC_sel need to be 0?
 - If not, what?