

## Introduction to Synchronous Digital Systems (SDS) Switches, Transistors, Gates



Da'Miki

www.mlustig.com


Reverse Engineering the 6502: we exposed the silicon die, photographed its surface at high resolution and also photographed its substrate.... we created ... models of each of the chip's physical components...complete digital model and transistor-level simulation of the chip...This model is very accurate and can run classic 6502 programs, including Atari games



<http://visual6502.org/JSSim/expert.html>


<https://www.youtube.com/watch?v=K5mIMbqYB4E>

CS61C L23 Synchronous Digital Systems (1)




Garcia, Sp 2014 © UCB

## New-School Machine Structures (It's a bit more complicated!)



## What is Machine Structures?




Coordination of many *levels of abstraction*  
 ISA is an important abstraction level:  
 contract between HW & SW



CS61C L23 Synchronous Digital Systems (3)

Garcia, Spring 2013 © UCB

## Levels of Representation/ Interpretation



Garcia, Spring 2013 © UCB

## Synchronous Digital Systems

*Hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System*

### Synchronous:

- All operations coordinated by a central clock
  - "Heartbeat" of the system!

### Digital:

- All values represented by discrete values
- Electrical signals are treated as 1s and 0s; grouped together to form words



CS61C L23 Synchronous Digital Systems (5)

Garcia, Spring 2013 © UCB

## Logic Design

- Next several weeks: we'll study how a modern processor is built; starting with basic elements as building blocks**
- Why study hardware design?**
  - Understand capabilities and limitations of hw in general and processors in particular
  - What processors can do fast and what they can't do fast (avoid slow things if you want your code to run fast!)
  - Background for more in depth hw courses (CS 150, CS 152)
  - There is just so much you can do with standard processors: you may need to design own custom hw for extra performance




CS61C L23 Synchronous Digital Systems (6)


Garcia, Spring 2013 © UCB

## Switches: Basic Element of Physical Implementations

- Implementing a simple circuit (arrow shows action if wire changes to "1"):



Close switch (if A is "1" or asserted) and turn on light bulb (Z)



Open switch (if A is "0" or unasserted) and turn off light bulb (Z)

$$Z \equiv A$$




CS61C L23 Synchronous Digital Systems (7)


Garcia, Spring 2013 © UCB

## Switches (cont' d)

- Compose switches into more complex ones (Boolean functions):



$$Z \equiv A \text{ and } B$$



$$Z \equiv A \text{ or } B$$



CS61C L23 Synchronous Digital Systems (8)

Garcia, Spring 2013 © UCB

## Transistor Networks

- Modern digital systems designed in CMOS
  - MOS: Metal-Oxide on Semiconductor
  - C for complementary: normally-open and normally-closed switches
- MOS transistors act as voltage-controlled switches




CS61C L23 Synchronous Digital Systems (9)

Garcia, Spring 2013 © UCB


## <http://youtu.be/ZaBLiciesOU> MOS Transistors

- Three terminals: Drain, Gate, and Source
  - Switch action: if voltage on gate terminal is (some amount) higher/lower than source terminal then conducting path established between drain and source terminals



To remember:  
n ("normal")  
P (has a circle)

n-channel  
open when voltage at G is low  
closes when:  
 $\text{voltage}(G) > \text{voltage}(S) + \epsilon$




p-channel  
closed when voltage at G is low  
opens when:  
 $\text{voltage}(G) < \text{voltage}(S) - \epsilon$



CS61C L23 Synchronous Digital Systems (10)

Garcia, Spring 2013 © UCB

## MOS Networks



"1"  
(voltage source)

"0" (ground)


what is the relationship between x and y?

x	y
0 volts	3 volts
3 volts	0 volts


## Transistor Circuit Rep. vs. Block diagram

- Chips are composed of nothing but transistors and wires.
- Small groups of transistors form useful building blocks.

"1" (voltage source)



"0" (ground)



a	b	c
0	0	1
0	1	1
1	0	1
1	1	0

- Block are organized in a hierarchy to build higher-level blocks: ex: adders.  
(You can build AND, OR, NOT out of NAND!)



CS61C L23 Synchronous Digital Systems (11)

Garcia, Spring 2013 © UCB



CS61C L23 Synchronous Digital Systems (12)


Garcia, Spring 2013 © UCB

## How many hours h on Project 2a?

- a)  $0 \leq h < 10$
- b)  $10 \leq h < 20$
- c)  $20 \leq h < 30$
- d)  $30 \leq h < 40$
- e)  $40 \leq h$

Other administrivia?

## Signals and Waveforms: Clocks



### • Signals

- When digital is only treated as 1 or 0
- Is transmitted over wires continuously
- Transmission is effectively instant
  - Implies that any wire only contains 1 value at a time



CS61C L23 Synchronous Digital Systems (13)


Garcia, Spring 2013 © UCB



CS61C L23 Synchronous Digital Systems (14)

Garcia, Spring 2013 © UCB


## Signals and Waveforms



CS61C L23 Synchronous Digital Systems (15)

Garcia, Spring 2013 © UCB


## Signals and Waveforms: Grouping



CS61C L23 Synchronous Digital Systems (16)

Garcia, Spring 2013 © UCB


## Signals and Waveforms: Circuit Delay



CS61C L23 Synchronous Digital Systems (17)

Garcia, Spring 2013 © UCB

## Sample Debugging Waveform



CS61C L23 Synchronous Digital Systems (18)

Garcia, Spring 2013 © UCB

## Type of Circuits


- **Synchronous Digital Systems** are made up of two basic types of circuits:
- **Combinational Logic (CL) circuits**
  - Our previous adder circuit is an example.
  - Output is a function of the inputs only.
  - Similar to a pure function in mathematics,  $y = f(x)$ . (No way to store information from one invocation to the next. No side effects)
- **State Elements**: circuits that store information.



CS61C L23 Synchronous Digital Systems (19)

Garcia, Spring 2013 © UCB

## Circuits with STATE (e.g., register)



CS61C L23 Synchronous Digital Systems (20)

Garcia, Spring 2013 © UCB

## Peer Instruction

1) SW can peek at HW (past ISA abstraction boundary) for optimizations	12
2) SW can depend on particular HW implementation of ISA	a) FF
	b) FT
	c) TF
	d) TT



CS61C L23 Synchronous Digital Systems (21)

Garcia, Spring 2013 © UCB

## And in conclusion...

- **ISA is very important abstraction layer**
  - Contract between HW and SW
- **Clocks control pulse of our circuits**
- **Voltages are analog, quantized to 0/1**
- **Circuit delays are fact of life**
- **Two types of circuits:**
  - Stateless Combinational Logic (&, |, ~)
  - State circuits (e.g., registers)



CS61C L23 Synchronous Digital Systems (23)

Garcia, Spring 2013 © UCB