CS 61C: Great Ideas in Computer Architecture (Machine Structures) Lecture 30: Pipeline Parallelism 1

Senior Lecturer SOE Dan Garcia

#### **Datapath Control Signals**

ExtOp: "zero", "sign"

• ALUsrc:  $0 \Rightarrow \text{regB}$ ;

 $1 \Rightarrow immed$ 

• ALUctr: "ADD", "SUB", "OR"


• MemWr:  $1 \Rightarrow$  write memory

• MemtoReg:  $0 \Rightarrow ALU$ ;  $1 \Rightarrow Mem$ 


• nPC\_sel:  $0 \Rightarrow$  "+4";  $1 \Rightarrow$  "br"

• RegDst:  $0 \Rightarrow$  "rt";  $1 \Rightarrow$  "rd"


• RegWr:  $1 \Rightarrow$  write register



# Where Do Control Signals Come From?



## P&H Figure 4.17




#### Summary of the Control Signals (1/2)

```
Register Transfer
inst
        R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
add
        ALUSTC=RegB, ALUCTT="ADD", RegDst=rd, RegWr, nPC sel="+4"
sub
        R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4
        ALUSTC=ReqB, ALUCTT="SUB", ReqDst=rd, ReqWr, nPC sel="+4"
        R[rt] \leftarrow R[rs] + zero ext(Imm16); PC \leftarrow PC + 4
ori
        ALUSTC=Im, Extop="Z", ALUCTT="OR", RegDst=rt,RegWr, nPC sel="+4"
        R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)]; PC \leftarrow PC + 4
lw
        ALUSTC=Im, Extop="sn", ALUCTT="ADD", MemtoReg, RegDst=rt, RegWr,
        nPC sel = "+4"
        MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
SW
        ALUSTC=Im, Extop="sn", ALUCTT = "ADD", MemWr, nPC sel = "+4"
        if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16)] \mid 00
beg
        else PC \leftarrow PC + 4
        nPC sel = "br", ALUctr = "SUB"
```

## Summary of the Control Signals (2/2)

See —		func	10 0000	10 0010		We Don't Care :-)				]
Appendix A		<u> </u>	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
			add	sub	ori	lw	sw	beq	jump	
	Re	gDst	1	1	0	0	Х	Х	X	
	AL	USrc	0	0	1	1	1	0	X	
	MemtoReg		0	0	0	1	Х	Х	Х	
RegWrit MemWr nPCsel		gWrite	1	1	1	1	0	0	0	
		emWrite	0	0	0	0	1	0	0	
		Csel	0	0	0	0	0	1	?	
	Jump ExtOp		0	0	0	0	0	0	1	
			Х	Х	0	1	1	Х	X	
	AL	Uctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	х	J
	3	1 26	2:	1	16	11	6		0	
R-typ	e [	ор	rs	rt	ı	rd	shamt	func	ct add	d, sub
I-typ	ое ор		rs	rt	immediate		ori	, lw, sw, beq		
J-type op					target address jum					np

#### **Boolean Exprs for Controller**




Op 0-5 are really Instruction bits 26-31 Func 0-5 are really Instruction bits 0-5

```
rtype = ~op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> • ~op<sub>1</sub> • ~op<sub>0</sub>,
ori = ~op<sub>5</sub> • ~op<sub>4</sub> • op<sub>3</sub> • op<sub>2</sub> • ~op<sub>1</sub> • op<sub>0</sub>
lw = op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> • op<sub>1</sub> • op<sub>0</sub>
sw = op<sub>5</sub> • ~op<sub>4</sub> • op<sub>3</sub> • ~op<sub>2</sub> • op<sub>1</sub> • op<sub>0</sub>
sw = op<sub>5</sub> • ~op<sub>4</sub> • op<sub>3</sub> • ~op<sub>2</sub> • op<sub>1</sub> • op<sub>0</sub>
beq = ~op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • op<sub>2</sub> • ~op<sub>1</sub> • ~op<sub>0</sub>
jump = ~op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> • op<sub>1</sub> • ~op<sub>0</sub>
sub = rtype • func<sub>5</sub> • ~func<sub>4</sub> • ~func<sub>3</sub> • ~func<sub>2</sub> • ~func<sub>1</sub> • ~func<sub>0</sub>
```

How do we implement this in gates?


## **Controller Implementation**



#### **Boolean Exprs for Controller**

```
RegDst = add + sub
ALUSrc = ori + lw + sw
MemtoReg = lw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr[0] = sub + beq
ALUctr[1] = ori
(assume ALUctr is 00 ADD, 01 SUB, 10 OR)
        How do we implement this in gates?
```

#### **Controller Implementation**



#### Call home, we've made HW/SW contact!

High Level Language Program (e.g., C)

Compiler

Assembly Language Program (e.g.,MIPS)

Assembler

Machine Language Program (MIPS)

Machine Interpretation

Hardware Architecture Description (e.g., block diagrams)

Architecture Implementation

Logic Circuit Description (Circuit Schematic Diagrams)



## Administrivia/Clicker


- How many hours of fun from proj3 so far?
  - a) 0 <= F <= 4
  - b) 4 < F <= 8
  - c) 8 < F <= 12
  - d) 12 < F <= 16
  - e) 16 < F

## Administrivia/Clicker

- How many Gflop/s right now?
  - a) 0 <= F <= 4
  - b) 4 < F <= 8
  - c) 8 < F <= 12
  - d) 12 < F <= 16
  - e) 16 < F

#### Review: Single-cycle Processor

- Five steps to design a processor:
  - Analyze instruction set → datapath requirements
  - 2. Select set of datapath components & establish clock methodology
  - 3. Assemble datapath meeting the requirements



- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits

#### Single Cycle Performance

- Assume time for actions are
  - 100ps for register read or write; 200ps for other events
- Clock rate is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What can we do to improve clock rate?
- Will this improve performance as well?
   Want increased clock rate to mean faster programs

#### Single Cycle Performance

- Assume time for actions are
  - 100ps for register read or write; 200ps for other events
- Clock rate is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What can we do to improve clock rate?
- Will this improve performance as well?
   Want increased clock rate to mean faster programs

#### Gotta Do Laundry

 Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away



- Washer takes 30 minutes
- Dryer takes 30 minutes
- "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers












#### Sequential Laundry



#### Pipelined Laundry




## Pipelining Lessons (1/2)



- Pipelining doesn't help <u>latency</u> of single task, it helps <u>throughput</u> of entire workload
- Multiple tasks operating simultaneously using different resources
- Potential speedup = <u>Number</u> pipe stages
- Time to "<u>fill</u>" pipeline and time to "<u>drain</u>" it reduces speedup:
   2.3X v. 4X in this example

## Pipelining Lessons (2/2)



- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by <u>slowest</u> pipeline stage
- Unbalanced lengths of pipe stages reduces speedup

#### Steps in Executing MIPS

- 1) IFtch: Instruction Fetch, Increment PC
- 2) <u>Dcd</u>: Instruction <u>Decode</u>, Read Registers
- 3) <u>Exec</u>:

Mem-ref: Calculate Address

**Arith-log: Perform Operation** 


#### 4) Mem:

Load: Read Data from Memory


Store: Write Data to Memory

5) WB: Write Data Back to Register

## Single Cycle Datapath




## Pipeline registers





- Need registers between stages
  - To hold information produced in previous cycle

# More Detailed Pipeline





## IF for Load, Store, ...






## ID for Load, Store, ...






## **EX for Load**







#### **MEM** for Load



## WB for Load – Oops!



## Corrected Datapath for Load



#### So, in conclusion

- You now know how to implement the control logic for the single-cycle CPU.
  - (actually, you already knew it!)
- Pipelining improves performance by increasing instruction throughput: exploits ILP
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Next: hazards in pipelining:
  - Structure, data, control