

Review

- •ISA is very important abstraction layer
 - · Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- · Circuit delays are fact of life
- Two types of circuits:
 - · Stateless Combinational Logic (&,I,~)
 - · State circuits (e.g., registers)




Uses for State Elements

- 1. As a place to store values for some indeterminate amount of time:
 - Register files (like \$1-\$31 on the MIPS)
 - Memory (caches, and main memory)
- 2. Help control the flow of information between combinational logic blocks.
 - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.



Accumulator Example

Why do we need to control the flow of information?



Want:

for (i=0;i<n;i++)


 $S = S + X_{i}$

Assume:

- · Each X value is applied in succession, one per cycle.
- · After n cycles the sum is present on S.




First try...Does this work?





Nope!


Reason #1... What is there to control the next iteration of the 'for' loop? Reason #2... How do we say: 's=0'?


























Recap of Timing Terms

- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable <u>before</u> the rising edge of the CLK
- Hold Time when the input must be stable <u>after</u> the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising edge of the CLK
- Flip-flop one bit of state that samples every rising edge of the CLK (positive edge-triggered)
- Register several bits of state that samples on rising edge of CLK or on LOAD (positive edgetriggered)

CSSIC L24 State Elemente - Circuite that Damamhar (15)

Garcia, Fall 2014 © UC

Administrivia


 Please do the reading (in the PDFs) for this material to really understand it!



S61C L24 State Elements : Circuits that Remember (16)


Finite State Machines (FSM) Introduction


- You have seen FSMs in other classes.
- Same basic idea.
- The function can be represented with a "state transition diagram".
- With combinational logic and registers, any FSM can be implemented in hardware.








Garcia, Fall 2014 © UCE














"And In conclusion..." State elements are used to: Build memories Control the flow of information between other state elements and combinational logic D-flip-flops used to build registers Clocks tell us when D-flip-flops change Setup and Hold times important We pipeline long-delay CL for faster clock Finite State Machines extremely useful You'll see them again 150, 152, 164, 172, ...