CS 61C: Great Ideas in Computer Architecture (Machine Structures) Lecture 30: Single-Cycle CPU Datapath Control Part 2

Instructor: Miki Garcia http://inst.eecs.berkeley.edu/~cs61c


FUNCTIONAL MRI REVEALS AMOUNT PARALLEL PROCESSING IN BRAIN?

MIT Technology Review: Using independent component analysis on fMRI data during visuomotor task, researchers from Greece conclude that there are about 50 parallel processes ("cores") in the brain

http://science.slashdot.org/story/14/11/08/1913229/fmri-data-reveals-how-many-parallel-processes-run-in-the-brain

Design Steps - What we did

- · MIPS light ISA:
 - ADDU, SUBU, ORI, LOAD, STORE, BEQ



Review: Processor Design 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic

Processor Design: 5 steps

Step 1: Analyze instruction set to determine datapath requirements

- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer


Step 2: Select set of datapath components & establish clock methodology

Step 3: Assemble datapath components that meet the requirements

Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer


Step 5: Assemble the control logic

Add & Subtract Ctrl + data timing




3c: Logical Op (or) with Immediate

• R[rt] = R[rs] op ZeroExt[imm16]




3d: Load Operations

• R[rt] = Mem[R[rs] + SignExt[imm16]] Example: lw rt, rs, imm16




3d: Load Operations

• R[rt] = Mem[R[rs] + SignExt[imm16]] Example: lw rt,rs,imm16




3e: Store Operations

Mem[R[rs] + SignExt[imm16]] = R[rt]




3e: Store Operations

Mem[R[rs] + SignExt[imm16]] = R[rt]



3f: The Branch Instruction



beg rs, rt, imm16


- mem[PC] Fetch the instruction from memory
- Equal = R[rs] == R[rt] Calculate branch condition
- if (Equal) Calculate the next instruction's address

• PC = PC + 4 + (SignExt(imm16) x 4)


else

• PC = PC + 4


Datapath for Branch Operations



Instruction Fetch Unit including Branch




Putting it All Together: A Single Cycle Datapath




Datapath Control Signals






Given Datapath: RTL → Control



RTL: The Add Instruction




add rd, rs, rt


- MEM[PC]Fetch the instruction from memory
- -R[rd] = R[rs] + R[rt] The actual operation
- PC = PC + 4 Calculate the next instruction's address

Instruction Fetch Unit at the Beginning of Add

• Fetch the instruction from Instruction




Single Cycle Datapath during Add




Instruction Fetch Unit at End of Add





P&H Figure 4.17



Summary of the Control Signals (1/2)

_	
<u>inst</u>	Register Transfer
add	$R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4$
	ALUSTC=RegB, ALUCTT="ADD", RegDst=rd, RegWr, nPC_sel="+4"
sub	$R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4$
	ALUSrc=RegB, ALUctr="SUB", RegDst=rd, RegWr, nPC_sel="+4"
ori	$R[rt] \leftarrow R[rs] + zero_ext(Imm16); PC \leftarrow PC + 4$
	ALUSTC=Im, Extop="Z", ALUCTT="OR", RegDst=rt,RegWr, nPC_sel="+4"
lw	$R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; PC \leftarrow PC + 4$
	ALUsrc=Im, Extop="sn", ALUctr="ADD", MemtoReg, RegDst=rt, RegWr, nPC_sel = "+4"
sw	$\texttt{MEM[R[rs] + sign_ext(Imm16)]} \leftarrow \texttt{R[rs]; PC} \leftarrow \texttt{PC} + 4$
	ALUSTC=Im, Extop="sn", ALUCT = "ADD", MemWr, nPC_sel = "+4"
beq	if (R[rs] == R[rt]) then PC \leftarrow PC + sign_ext(Imm16)] 00 else PC \leftarrow PC + 4
	nPC_sel = "br", ALUctr = "SUB"

Summary of the Control Signals (2/2)

							Ŭ			
				10 0010	We Don't Care :-)					
Appendix				00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
			add	sub	ori	lw	sw	beq	jump	
	RegDst ALUSrc MemtoReg RegWrite MemWrite nPCsel Jump ExtOp ALUctr<2:0>		1	1	0	0	х	х	х	
			0	0	1	1	1	0	х	
			0	0	0	1	х	x	х	
			1	1	1	1	0	0	0	
			0	0	0	0	1	0	0	
			0	0	0	0	0	1	?	
			0	0	0	0	0	0	1	
			х	х	0	1	1	х	х	
			Add	Subtract	Or	Add	Add	Subtract	х	
	31 26			1	16	11	6		0	

	21		20	21		10	11	0	U	
R-type		ор		rs	rt		rd	shamt	funct	add, sub
I-type		ор		rs	rt			immediate	ori, lw, sw, beq	
J-type		ор	П		jump					
	_									

Boolean Expressions for Controller

```
add + sub
RegDst
                        = ori + lw + sw
ALUSTC
                        = 1w
MemtoReg
RegWrite
                        = add + sub + ori + lw
                        = sw
MemWrite
nPCsel
                        = beq
Jump
                        = jump
= lw + sw
ExtOp
ALUctr[0] = sub + beq
                                                           (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1] = or
            b = ~op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> •

= ~op<sub>5</sub> • ~op<sub>4</sub> • op<sub>3</sub> • op<sub>2</sub> •


= op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> •

= op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> •

= ~op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> •

= ~op<sub>5</sub> • ~op<sub>4</sub> • ~op<sub>3</sub> • ~op<sub>2</sub> •
                                                                                 ~op<sub>1</sub> • ~op<sub>0</sub>,
~op<sub>1</sub> • op<sub>0</sub>
op<sub>1</sub> • op<sub>0</sub>
op<sub>1</sub> • op<sub>0</sub>
~op<sub>1</sub> • ~op<sub>0</sub>
rtype
                                                                                                 ~opo,
                                                                                                                          How do we
ori
                                                                                                                 implement this in
lw
                                                                                                                               gates?
                                                                                   op<sub>1</sub> • ~op<sub>0</sub>
```

Controller Implementation





Peer Instruction

- We should use the main ALU to compute PC=PC+4 in order to save some gates
- 2) The ALU is inactive for memory reads (loads) or writes (stores).
- 12
 a) FF
 b) FT
 c) TF
 d) TT
 e) Help!

Summary: Single-cycle Processor

- Five steps to design a processor:
 - 1. Analyze instruction set → datapath requirements
 - 2. Select set of datapath components & establish clock methodology






- Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
 - · Formulate Logic Equations
 - Design Circuits

Bonus Slides

· How to implement Jump

Single Cycle Datapath during Jump



Single Cycle Datapath during Jump target address • New PC = { PC[31..28], target address, 00 } Instruction<31:0> <0:15> <11:15> Fetch Unit Rs Rt 5 5 Rt ALUctr =x Rd Imm16 TA26 MemWr = 0 Rw Ra Rb busW 32 x 32-bit Registers WrEn Adr Data In 32 imm16 -Data 32 Memory ALUSrc = x

ExtOp = x

