Ashwin Goyal

VLSI Design Engineer

RESUME_1345

Location: Gurugram, Haryana, India | Email: ashwin.goyal.resume_1345@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 13 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 13 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Verilog, RTL Design, Tcl, CDC, UVM, Cadence, Synopsys, Synthesis, ASIC, Lint, Static Timing Analysis, SystemVerilog

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | Urbanaut Engineering | Jan 2022 - Present

- Resolved 283 priority lint and CDC findings before implementation sign-off
- Reduced synthesis area by 13% using RTL refactoring and sharing
- Improved critical-path timing margin by 35% through pipeline balancing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | OrionPath Technologies | Jan 2017 - Dec 2021

- Improved critical-path timing margin by 30% through pipeline balancing
- Raised verification functional coverage to 95% after closing priority corner cases

Associate VLSI Design Engineer | KoraLink Innovations | Jul 2013 - Dec 2016

- Resolved 753 priority lint and CDC findings before implementation sign-off
- Reduced synthesis area by 41% using RTL refactoring and sharing

PROJECTS

RISC-V Execution Block | ASIC, CDC, Synopsys, RTL Design

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

AXI Bus Verification IP | ASIC, SystemVerilog, Tcl, Synthesis

- Implemented UVM sequences, scoreboards and protocol assertions.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Horizon Institute of Engineering, 2013

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

UVM Methodology Training (2026)