Diya Ahmed

VLSI Design Engineer

RESUME_1392

Location: Gurugram, Haryana, India | Email: diya.ahmed.resume_1392@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 2 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 2 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: RTL Design, Python, Verilog, UVM, CDC, Lint, Static Timing Analysis, Functional Coverage, Synopsys, Cadence, ASIC, SystemVerilog

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

VLSI Design Engineer | WillowGrid Labs | Jul 2024 - Present

- Resolved 705 priority lint and CDC findings before implementation sign-off
- Raised verification functional coverage to 96% after closing priority corner cases
- Reduced synthesis area by 32% using RTL refactoring and sharing

PROJECTS

RISC-V Execution Block | Cadence, Static Timing Analysis, UVM, SystemVerilog

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

CDC Verification Suite | ASIC, SystemVerilog, Python, Synopsys

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Pragati Institute of Applied Sciences, 2024
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

UVM Methodology Training (2024)