Neeraj Sinha

VLSI Design Engineer

RESUME_1439

Location: Jamshedpur, Jharkhand, India | Email: neeraj.sinha.resume_1439@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 9 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 9 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Lint, SystemVerilog, Verilog, Python, UVM, Static Timing Analysis, ASIC, Synopsys, RTL Design, Tcl, Functional Coverage, Cadence

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | SparrowCloud Labs | Jan 2023 - Present

- Reduced synthesis area by 22% using RTL refactoring and sharing
- Improved critical-path timing margin by 36% through pipeline balancing
- Resolved 379 priority lint and CDC findings before implementation sign-off
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | NovaPeak Engineering | Jan 2020 - Dec 2022

- Resolved 431 priority lint and CDC findings before implementation sign-off
- Raised verification functional coverage to 97% after closing priority corner cases

Associate VLSI Design Engineer | Meridian Vector Labs | Jul 2017 - Dec 2019

- Reduced synthesis area by 17% using RTL refactoring and sharing
- Improved critical-path timing margin by 26% through pipeline balancing

PROJECTS

Low-Power Register File | UVM, Functional Coverage, Tcl, RTL Design

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | Python, Lint, RTL Design, Verilog

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Sahyadri College of Engineering, 2017

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

UVM Methodology Training (2019)