Soham Varma

VLSI Design Engineer

RESUME_1486

Location: Dehradun, Uttarakhand, India | Email: soham.varma.resume_1486@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 5 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 5 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Static Timing Analysis, Lint, Cadence, Synopsys, RTL Design, CDC, Functional Coverage, Synthesis, SystemVerilog, Verilog, Tcl, UVM

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Senior VLSI Design Engineer | Ironleaf Engineering | Jan 2023 - Present

- Reduced synthesis area by 16% using RTL refactoring and sharing
- Resolved 574 priority lint and CDC findings before implementation sign-off
- Improved critical-path timing margin by 36% through pipeline balancing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

Associate VLSI Design Engineer | DeltaPoint Innovations | Jul 2021 - Dec 2022

- Improved critical-path timing margin by 24% through pipeline balancing
- Raised verification functional coverage to 92% after closing priority corner cases

PROJECTS

CDC Verification Suite | Cadence, Functional Coverage, SystemVerilog, Synthesis

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

Low-Power Register File | Functional Coverage, CDC, Lint, UVM

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Aarohan Institute of Engineering, 2021

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

UVM Methodology Training (2021)