# Pratik Rao

## VLSI Design Engineer

RESUME_1204

Location: Jodhpur, Rajasthan, India | Email: pratik.rao.resume_1204@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 9 years

## PROFESSIONAL SUMMARY

VLSI Design Engineer with 9 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

## TECHNICAL SKILLS

Skills: RTL Design, Verilog, Synopsys, ASIC, Synthesis, Tcl, Lint, Functional Coverage, SystemVerilog, Cadence, UVM, Static Timing Analysis

Methods: Functional verification, RTL quality, Design constraints

## PROFESSIONAL EXPERIENCE

**Lead VLSI Design Engineer | VegaBridge Systems | Jan 2023 - Present**

- Reduced synthesis area by 12% using RTL refactoring and sharing
- Resolved 641 priority lint and CDC findings before implementation sign-off
- Raised verification functional coverage to 97% after closing priority corner cases
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

**VLSI Design Engineer | QuantaSpring Systems | Jan 2020 - Dec 2022**

- Raised verification functional coverage to 98% after closing priority corner cases
- Improved critical-path timing margin by 23% through pipeline balancing

**Associate VLSI Design Engineer | KoraLink Innovations | Jul 2017 - Dec 2019**

- Reduced synthesis area by 32% using RTL refactoring and sharing
- Resolved 211 priority lint and CDC findings before implementation sign-off

## PROJECTS

**RISC-V Execution Block | Lint, Functional Coverage, RTL Design, Synthesis**

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

**CDC Verification Suite | Functional Coverage, Synthesis, ASIC, Static Timing Analysis**

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

## EDUCATION

B.Tech in Electronics and Communication Engineering, Sahyadri College of Engineering, 2017

Relevant Methods: Functional verification, RTL quality, Design constraints

## CERTIFICATIONS

RTL Design and Verification (2020)