Pratik Singh

VLSI Design Engineer

RESUME_1251

Location: Chennai, Tamil Nadu, India | Email: pratik.singh.resume_1251@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 5 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 5 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Tcl, SystemVerilog, Cadence, UVM, Static Timing Analysis, Lint, Python, Verilog, Synthesis, RTL Design, Synopsys, ASIC

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Senior VLSI Design Engineer | Cedarwave Systems | Jan 2023 - Present

- Resolved 139 priority lint and CDC findings before implementation sign-off
- Improved critical-path timing margin by 19% through pipeline balancing
- Reduced synthesis area by 23% using RTL refactoring and sharing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

Associate VLSI Design Engineer | ZenithTrail Technologies | Jul 2021 - Dec 2022

- Reduced synthesis area by 28% using RTL refactoring and sharing
- Raised verification functional coverage to 93% after closing priority corner cases

PROJECTS

AXI Bus Verification IP | Synthesis, Cadence, Lint, ASIC

- Implemented UVM sequences, scoreboards and protocol assertions.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | Python, Verilog, Lint, Synopsys

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Blue River College of Technology, 2021

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

RTL Design and Verification (2026)