Sneha Mishra

VLSI Design Engineer

RESUME_1298

Location: Shimla, Himachal Pradesh, India | Email: sneha.mishra.resume_1298@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 9 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 9 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Cadence, Lint, Synopsys, Static Timing Analysis, Verilog, Python, SystemVerilog, ASIC, Functional Coverage, UVM, Synthesis, RTL Design

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | QuantaSpring Systems | Jan 2023 - Present

- Raised verification functional coverage to 98% after closing priority corner cases
- Reduced synthesis area by 15% using RTL refactoring and sharing
- Resolved 445 priority lint and CDC findings before implementation sign-off
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | LuminaForge Technologies | Jan 2020 - Dec 2022

- Resolved 193 priority lint and CDC findings before implementation sign-off
- Improved critical-path timing margin by 41% through pipeline balancing

Associate VLSI Design Engineer | VegaBridge Systems | Jul 2017 - Dec 2019

- Raised verification functional coverage to 98% after closing priority corner cases
- Reduced synthesis area by 24% using RTL refactoring and sharing

PROJECTS

RISC-V Execution Block | Lint, RTL Design, Synthesis, Synopsys

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

CDC Verification Suite | UVM, Verilog, Static Timing Analysis, SystemVerilog

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Crescent Valley Technical University, 2017

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2021)