Arjun Acharya

FPGA Design Engineer

RESUME_1299

Location: Indore, Madhya Pradesh, India | Email: arjun.acharya.resume_1299@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 3 years

PROFESSIONAL SUMMARY

FPGA Design Engineer with 3 years of experience in fpga, using VHDL, Verilog, Xilinx Vivado, Intel Quartus. Experienced in rtl simulation, fixed-point arithmetic and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Python, Timing Closure, UART, ILA, VHDL, Xilinx Vivado, AXI4, DSP, Tcl, Intel Quartus, Verilog, FPGA

Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

PROFESSIONAL EXPERIENCE

FPGA Design Engineer | QuantaSpring Systems | Jul 2023 - Present

- Improved maximum operating frequency by 20% after timing-path optimization
- Lowered end-to-end data-path latency by 26% using pipelined logic
- Verified 156 protocol corner cases with repeatable simulation suites
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

PROJECTS

Protocol Adapter Core | Xilinx Vivado, Timing Closure, FPGA, AXI4

- Developed reusable SPI and UART modules with loopback tests.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

Camera Data Bridge | ILA, Timing Closure, Tcl, AXI4

- Designed AXI streaming logic, frame buffers and clock-domain boundaries.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

EDUCATION

B.Tech in Electronics and Communication Engineering, Narmada School of Technology, 2023
Relevant Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

CERTIFICATIONS

Timing Closure Training (2024)